Loading [a11y]/accessibility-menu.js
Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems | IEEE Journals & Magazine | IEEE Xplore

Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems


Abstract:

The 2-D CMOS process technology scaling may have reached its pinnacle, yet it is not feasible to manufacture all computing elements at lower technological nodes. This has...Show More

Abstract:

The 2-D CMOS process technology scaling may have reached its pinnacle, yet it is not feasible to manufacture all computing elements at lower technological nodes. This has opened a new branch of chip designing that allows chiplets on different technological nodes to be integrated into a single package using interposers, the passive interconnection mediums. However, establishing a high-frequency communication over an entirely passive layer is one of the significant design challenges of 2.5-D systems. In this article, we present a robust clocking architecture for a 2.5-D system consisting of 64 processor cores. This clocking scheme consists of two major components, namely, interposer clocking and on-chiplet clocking. The interposer clocking consists of clocks used to achieve global synchronicity and clocks for interchiplet communication established using the AIB protocol. We synthesized these clocking components using commercial EDA tools and analyzed them using standard tools, on-chip, and package models. We also compare these results against a 2-D design of the same benchmark and another 2.5-D clocking architecture. Our experiments show that the absolute clock power is up to 16% less, and the ratio of clock power to system power is up to 4% less in the 2.5-D design than its 2-D counterpart.
Page(s): 605 - 616
Date of Publication: 24 February 2021

ISSN Information:

Funding Agency:

References is not available for this document.

Select All
1.
D. Stow, I. Akgun, R. Barnes, P. Gu, and Y. Xie, “Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), Nov. 2016, pp. 1–6.
2.
J. Kim, “Architecture, chip, and package co-design flow for 2.5 D IC design enabling heterogeneous IP reuse,” in Proc. ACM Design Autom. Conf., 2019, pp. 1–6.
3.
V. F. Pavlidis, I. Savidis, and E. G. Friedman, “Clock distribution networks in 3-D integrated systems,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 12, pp. 2256–2266, Dec. 2011.
4.
F.-W. Chen and T. Hwang, “Clock-tree synthesis with methodology of reuse in 3D-IC,” J. Emerg. Technol. Comput. Syst., vol. 10, no. 3, Apr. 2014, p. 22, Art. no. 22, doi: 10.1145/2567668.
5.
H. Xu, V. F. Pavlidis, and G. D. Micheli, “Effect of process variations in 3D global clock distribution networks,” ACM J. Emerg. Technol. Comput. Syst., vol. 8, no. 3, pp. 1–25, Aug. 2012.
6.
T. Lu and A. Srivastava, “Gated low-power clock tree synthesis for 3D-ICs,” in Proc. Int. Symp. Low Power Electron. Design, Aug. 2014, pp. 319–322.
7.
F.-W. Chen and T. Hwang, “Clock tree synthesis with methodology of re-use in 3D IC,” in Proc. 49th Annu. Design Autom. Conf. (DAC), 2012, pp. 1094–1099.
8.
S.-Y. Huang and C.-C. Zheng, “Die-to-die clock skew characterization and tuning for 2.5D ICs,” in Proc. IEEE 25th Asian Test Symp. (ATS), Nov. 2016, pp. 221–226.
9.
K. Asanovic, “The rocket chip generator,” EECS Dept., Univ. California, Berkeley, CA, USA, Tech. Rep. UCB/EECS-2016-17, 2016. [Online]. Available: http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html
10.
Double Data Rate (DDR3) DRAM Standard, JEDEC, Arlington County, VA, USA, 2007.
11.
R. Chaware, K. Nagarajan, and S. Ramalingam, “Assembly and reliability challenges in 3D integration of 28 nm FPGA die on a large high density 65 nm passive interposer,” in Proc. IEEE 62nd Electron. Compon. Technol. Conf., May 2012, pp. 279–283.
12.
P. Ehrett, “Analysis of microbump overheads for 2.5D disintegrated design,” Univ. Michigan, Ann Arbor, MI, USA, Tech. Rep. CSE-TR-002-17, 2017.
13.
I. Akgun, J. Zhan, Y. Wang, and Y. Xie, “Scalable memory fabric for silicon interposer-based multi-core systems,” in Proc. IEEE 34th Int. Conf. Comput. Design (ICCD), Oct. 2016, pp. 33–40.
14.
Cadence. Allegro Package Designer Plus SiP Layout Option. Accessed: Oct. 10, 2020. [Online]. Available: https://www.cadence.com
15.
Cadence. Innovus Implementation System. Accessed: Oct. 10, 2020. [Online]. Available: https://www.cadence.com
16.
Y.-L. Hsueh, “28.2 A 0.29 mm² frequency synthesizer in 40 nm CMOS with 0.19psrms jitter and <−100 dBc reference spur for 802.11ac,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2014, pp. 472–473.
17.
S. Choi, H. Kim, K. Kim, J. Park, D. H. Jung, and J. Kim, “Signal integrity analysis of silicon/glass/organic interposers for 2.5D/3D interconnects,” in Proc. IEEE 67th Electron. Compon. Technol. Conf. (ECTC), May 2017, pp. 2139–2144.
18.
A. E. Engin and S. R. Narasimhan, “Modeling of crosstalk in through silicon vias,” IEEE Trans. Electromagn. Compat., vol. 55, no. 1, pp. 149–158, Feb. 2013.
19.
H. M. Torun, M. Larbi, and M. Swaminathan, “A Bayesian framework for optimizing interconnects in high-speed channels,” in IEEE MTT-S Int. Microw. Symp. Dig., Aug. 2018, pp. 1–4.
20.
Synopsys. Synopsys Design Constraints. Accessed: Oct. 10, 2020. [Online]. Available: https://www.synopsys.com
21.
D. Kehlet Accelerating Innovation Through a Standard Chiplet Interface: The Advanced Interface Bus (AIB). Accessed: Oct. 10, 2020. [Online]. Available: https://www.intel.com

References

References is not available for this document.