I. Introduction
Power, performance, and density optimization has drived the continuous scaling of CMOS technology, where the routing interconnect of the densely-packed transistors in Back end of line (BEOL) poses the rapid increase of Cu line resistance. The scaling limitation of diffusion barrier, and the incorporation of Ru/Co liners for Cu fill and improvement of electro-migration integrity