I. Introduction
3D technology makes extensive use of wafer thinning tech-nology. Its adoption in memory [1] and logic products [2] raises the question of CMOS integrity in thin wafers. Previous reports have addressed issues such as mechanical stress and back-side contamination which may affect the front-end below ∼50 µm thickness [3], [4].