Physical Attack Protection Techniques for IC Chip Level Hardware Security | IEEE Journals & Magazine | IEEE Xplore

Physical Attack Protection Techniques for IC Chip Level Hardware Security


Abstract:

Secure hardware systems are threatened by adversarial attempts on integrated circuit (IC) chips in a practical utilization environment. This article provides overviews of...Show More

Abstract:

Secure hardware systems are threatened by adversarial attempts on integrated circuit (IC) chips in a practical utilization environment. This article provides overviews of physical attacks on cryptographic circuits, associated vulnerabilities in an IC chip, and protection schemes in the vertical unification of systems, circuits, and packaging technologies. The design principles of on-chip monitoring circuits to sense the attackers’ attempts are discussed and tested with Si demonstrators. Physical structures are explored for secure IC chips to establish protections against multimodal side-channel attacks. The backside buried metal (BBM) wirings in a Si substrate are unified with its frontside complementary metal–oxide semiconductor (CMOS) circuits to achieve avoidance, detection, and resiliency against electromagnetic and laser attacks.
Page(s): 5 - 14
Date of Publication: 05 May 2021

ISSN Information:

Funding Agency:


References

References is not available for this document.