Time-Gated and Multi-Junction SPADs in Standard 65 nm CMOS Technology | IEEE Journals & Magazine | IEEE Xplore
Scheduled Maintenance: On Monday, 30 June, IEEE Xplore will undergo scheduled maintenance from 1:00-2:00 PM ET (1800-1900 UTC).
On Tuesday, 1 July, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC).
During these times, there may be intermittent impact on performance. We apologize for any inconvenience.

Time-Gated and Multi-Junction SPADs in Standard 65 nm CMOS Technology


Abstract:

SPADs (Single-Photon Avalanche Diodes) are important detectors for a wide range of applications including positron emission tomography, Raman spectroscopy, light detectio...Show More

Abstract:

SPADs (Single-Photon Avalanche Diodes) are important detectors for a wide range of applications including positron emission tomography, Raman spectroscopy, light detection and ranging, and quantum key distribution. For some applications, custom image sensor technologies are used, but at a higher cost and lower performance imagers when compared to implementation in a standard planar CMOS technology. In this paper, we explore time-gating and multi-junction techniques to improve the SPAD’s performance in smaller standard planar CMOS processes to take advantage of their potential for monolithic integration with other advanced, mixed-signal circuitry for simple, low-cost, high-performance imaging solutions. A passively quenched, unbuffered, triple-junction SPAD structure was designed in a standard 65 nm CMOS process from TSMC. The characterization of the SPAD junctions in this process is the first in literature and proves useful for SPAD designers aiming for advanced CMOS technology nodes. The time-gated (TG) pixel design used the top shallow junction. The potential for improved photon detection efficiency and wavelength distinction through a multi-junction design was investigated. Our testing demonstrated that the proposed implementation of the triple-junction SPAD in this technology node is not suitable for wavelength distinction. The TG design achieved a fill-factor of 28.6%, and at an excess voltage of 300 mV, it achieved a peak photon detection efficiency of ~2.1% at 440 nm, <1% afterpulsing probability for hold-off times >22 ns, and <200 ps timing jitter.
Published in: IEEE Sensors Journal ( Volume: 21, Issue: 10, 15 May 2021)
Page(s): 12092 - 12103
Date of Publication: 02 March 2021

ISSN Information:

Funding Agency:


Contact IEEE to Subscribe

References

References is not available for this document.