Abstract:
Emerging mobile deep neural networks (DNNs) are prevalent in resource-limited devices because of their shrunken parameter size and reduced computation. However, when depl...Show MoreMetadata
Abstract:
Emerging mobile deep neural networks (DNNs) are prevalent in resource-limited devices because of their shrunken parameter size and reduced computation. However, when deploying mobile DNNs on conventional DNN accelerators, there will be a performance loss due to the reduction of processing element (PE) utilization. Conventional accelerators are generally designed base on a fixed pattern of data reuse, but the data reuse opportunities of different layers in mobile DNNs are diverse. To process mobile DNNs with high performance, we propose an architecture called MoNA (Mobile Neural Architecture), which includes a flexible dataflow and a reconfigurable computing core. The dataflow efficiently supports reconfigurable processing parallelism to maximize the PE utilization of mobile DNNs. The computing core is a 3D PE array, which supports the dataflow and avoids high bandwidth requirement.
Date of Conference: 23-26 June 2019
Date Added to IEEE Xplore: 20 January 2020
ISBN Information:
Keywords assist with retrieval of results and provide a means to discovering other relevant content. Learn more.
- Index Terms
- Parallel Dimension ,
- Reconfigurable Parallel ,
- High Performance ,
- Deep Neural Network ,
- Performance Loss ,
- Data Reuse ,
- Bandwidth Requirements ,
- Computational Core ,
- 3D Array ,
- Convolutional Layers ,
- Feature Maps ,
- Dimensional Data ,
- Input Channels ,
- Output Channels ,
- Channel Dimension ,
- Yellow Box ,
- Vertical Transfer ,
- Standard Convolution ,
- SqueezeNet ,
- Output Buffer ,
- Depthwise Convolution ,
- Pointwise Convolution
Keywords assist with retrieval of results and provide a means to discovering other relevant content. Learn more.
- Index Terms
- Parallel Dimension ,
- Reconfigurable Parallel ,
- High Performance ,
- Deep Neural Network ,
- Performance Loss ,
- Data Reuse ,
- Bandwidth Requirements ,
- Computational Core ,
- 3D Array ,
- Convolutional Layers ,
- Feature Maps ,
- Dimensional Data ,
- Input Channels ,
- Output Channels ,
- Channel Dimension ,
- Yellow Box ,
- Vertical Transfer ,
- Standard Convolution ,
- SqueezeNet ,
- Output Buffer ,
- Depthwise Convolution ,
- Pointwise Convolution