Loading [MathJax]/extensions/MathMenu.js
Gated and STI defined ESD diodes in advanced bulk FinFET technologies | IEEE Conference Publication | IEEE Xplore

Gated and STI defined ESD diodes in advanced bulk FinFET technologies


Abstract:

In CMOS scaling roadmap, bulk FinFET is the mainstream technology for sub-20nm nodes. However, newly introduced process options in advanced bulk FinFET technologies can r...Show More

Abstract:

In CMOS scaling roadmap, bulk FinFET is the mainstream technology for sub-20nm nodes. However, newly introduced process options in advanced bulk FinFET technologies can result in significant impacts on intrinsic ESD performance. In this work, two types of ESD protection diodes are studied and the corresponding TCAD simulations bring an in-depth understanding on the failure mechanism of these ESD diodes.
Date of Conference: 15-17 December 2014
Date Added to IEEE Xplore: 23 February 2015
Electronic ISBN:978-1-4799-8001-7

ISSN Information:

Conference Location: San Francisco, CA, USA

Contact IEEE to Subscribe

References

References is not available for this document.