Loading [a11y]/accessibility-menu.js
A 0.004mm2 single-channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS | IEEE Conference Publication | IEEE Xplore

A 0.004mm2 single-channel 6-bit 1.25GS/s SAR ADC in 40nm CMOS


Abstract:

A 6-bit 1.25GS/s single-channel asynchronous SAR ADC skipping the comparator metastability is presented. A delay-shift technique is proposed to shift the comparator delay...Show More

Abstract:

A 6-bit 1.25GS/s single-channel asynchronous SAR ADC skipping the comparator metastability is presented. A delay-shift technique is proposed to shift the comparator delay to generate the 1.5-bit redundancy range and to accelerate the comparison speed. It compensates the dynamic offset by the redundancy. This ADC in 40nm CMOS technology achieves 37.1dB peak SNDR and consumes 5.3mW at 1.2V supply. It results in an FoM of 73fJ/conversion-step. Due to no extra calibration circuit, the core circuit only occupies an area of 0.004mm2.
Date of Conference: 11-13 November 2013
Date Added to IEEE Xplore: 23 December 2013
ISBN Information:
Conference Location: Singapore

Contact IEEE to Subscribe

References

References is not available for this document.