Abstract:
There has been extensive research on mapping and scheduling tasks on a many-core SoC. However, none considers the optimization of communication types, which can significa...Show MoreMetadata
Abstract:
There has been extensive research on mapping and scheduling tasks on a many-core SoC. However, none considers the optimization of communication types, which can significantly affect performance, energy consumption, and local memory usage of the SoC. This paper presents an approach to automatic mapping and scheduling of tasks and communications on a many-core SoC. The key idea is to decide the type of each communication between message passing and shared memory when we do the mapping and scheduling. By assigning a proper type to each communication, we can optimize the energy consumption, performance, or energy-delay product. To solve the optimization problem, the approach adopts a probabilistic algorithm coupled with some heuristics. To enhance throughput of the system, it performs software pipelined scheduling of the tasks using a modified iterative modulo scheduling technique. Experiments show that our algorithm achieves on average 50.1% lower energy consumption, 21.0% higher throughput, and 64.9% lower energy- delay product, compared to shared memory only communication.
Published in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( Volume: 32, Issue: 11, November 2013)
Keywords assist with retrieval of results and provide a means to discovering other relevant content. Learn more.
- IEEE Keywords
- Index Terms
- Local Memory ,
- Task Scheduling ,
- Map Tasks ,
- Energy Consumption ,
- Low Energy Consumption ,
- Shared Memory ,
- Objective Function ,
- Time Task ,
- Time Slot ,
- Mapping Algorithm ,
- Current Function ,
- Solution Quality ,
- Core Processes ,
- Total Energy Consumption ,
- Type Of Communication ,
- Communication Delay ,
- Random Graph ,
- Scheduling Algorithm ,
- Network Latency ,
- Wormhole ,
- End Of The Conflict ,
- Original Schedule ,
- Network-on-chip ,
- Design Space Exploration ,
- Network Energy Consumption ,
- Mapping Problem ,
- Design Space ,
- Hamming Distance ,
- Network Energy ,
- Memory Size
- Author Keywords
Keywords assist with retrieval of results and provide a means to discovering other relevant content. Learn more.
- IEEE Keywords
- Index Terms
- Local Memory ,
- Task Scheduling ,
- Map Tasks ,
- Energy Consumption ,
- Low Energy Consumption ,
- Shared Memory ,
- Objective Function ,
- Time Task ,
- Time Slot ,
- Mapping Algorithm ,
- Current Function ,
- Solution Quality ,
- Core Processes ,
- Total Energy Consumption ,
- Type Of Communication ,
- Communication Delay ,
- Random Graph ,
- Scheduling Algorithm ,
- Network Latency ,
- Wormhole ,
- End Of The Conflict ,
- Original Schedule ,
- Network-on-chip ,
- Design Space Exploration ,
- Network Energy Consumption ,
- Mapping Problem ,
- Design Space ,
- Hamming Distance ,
- Network Energy ,
- Memory Size
- Author Keywords