Abstract:
This paper presents a novel design of a 12-bit multi-channel single-ramp analog-to-digital converter (ADC) for imaging detector systems. To overcome the problem of long c...Show MoreMetadata
Abstract:
This paper presents a novel design of a 12-bit multi-channel single-ramp analog-to-digital converter (ADC) for imaging detector systems. To overcome the problem of long conversion time in the classic Wilkinson ADC, a new architecture using a counter and delay line interpolations is proposed. Two 5-bit Gray counters are designed for the coarse conversion. The time interpolation using an array of five delay-locked loops (DLLs) and the multiphase sampling technique are proposed for the fine conversion. The 140-phase delay clocks are generated by the array and pseudo 7-bit fine resolution is achieved. A one-channel prototype chip is implemented in AMS 0.35 μm CMOS technology. The total conversion time is about 400 ns, which corresponds to a sampling rate of 2.5 MS/s. The proposed ADC can be utilized in many fields, such as high-energy physics, biomedical imaging, and space applications.
Published in: IEEE Transactions on Instrumentation and Measurement ( Volume: 60, Issue: 6, June 2011)
References is not available for this document.
Contents Select All
1.
H. Spieler, "Imaging detectors and electronics—A view of the future", Nucl. Instrum. Methods Phys. Res. A Accel. Spectrom. Detect. Assoc. Equip., vol. 531, no. 1/2, pp. 1-17, Sep. 2004.
2.
A. Rossini, S. Caccia, G. Bertuccio, F. Borghetti, V. Ferragina, P. Malcovati, et al., "A complete read-out channel with embedded Wilkinson A/D converter for X-ray spectrometry", IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 1216-1221, Aug. 2007.
3.
H. Xing, H. Jiang, D. Chen and R. Geiger, "High-resolution ADC linearity testing using a fully digital-compatible BIST strategy", IEEE Trans. Instrum. Meas., vol. 58, no. 8, pp. 2697-2705, Aug. 2009.
4.
W. Gao, C. Hu-Guo, T. Wei, D. Gao and Y. Hu, "A 12-bit 2.5 MS/s multi-channel ramp analog-to-digital converter for imaging detectors", Proc. IEEE Int. Workshop IST, pp. 183-186, 2009-May.
5.
S. Shahramian, S. Voinigescu and A. Carusone, "A 35-GS/s 4-bit flash ADC with active data and clock distribution trees", IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1709-1720, Jun. 2009.
6.
J. Bouvier, M. Dahoumane, D. Dzahini, J. Hostachy, E. Lagorio, O. Rossetto, et al., "A low power and low signal 5-bit 25 MS/s pipelined ADC for monolithic active pixel sensors", IEEE Trans. Nucl. Sci., vol. 54, no. 4, pp. 1195-1200, Aug. 2007.
7.
S. Gambini and J. Rabaey, "Low-power successive approximation converter with 0.5 V supply in 90 nm CMOS", IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2348-2356, Nov. 2007.
8.
M. Emery, S. Frank, J. Britton, A. Wintenberg, M. Simpson, M. Ericson, et al., "A multi-channel ADC for use in the PHENIX detector", IEEE Trans. Nucl. Sci., vol. 44, no. 3, pp. 374-378, Jun. 1997.
9.
E. Delagnes, D. Breton, F. Lugiez and R. Rahmanifard, "A low power multi-channel single ramp ADC with up to 3.2 Ghz virtual clock", IEEE Trans. Nucl. Sci., vol. 54, no. 5, pp. 1735-1742, Oct. 2007.
10.
R. Rashidzadeh, R. Muscedere, M. Ahmadi and W. Miller, "A delay generation technique for narrow time interval measurement", IEEE Trans. Instrum. Meas., vol. 58, no. 7, pp. 2245-2252, Jul. 2009.
11.
H.-H. Chang, J.-W. Lin, C.-Y. Yang and S.-I. Liu, "A wide-range delay-locked loop with a fixed latency of one clock cycle", IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021-1027, Aug. 2002.
12.
J. Christiansen, "An integrated high resolution CMOS timing generator based on an array of delay locked loops", IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 952-957, Jul. 1996.
13.
S. Salvador, D. Huss and D. Brasse, "Design of a high performances small animal pet system with axial oriented crystals and DOI capability", IEEE Trans. Nucl. Sci., vol. 56, no. 1, pp. 17-23, Feb. 2009.
14.
S. Lim, J. Lee, D. Kim and G. Han, "A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs", IEEE Trans. Electron Devices, vol. 56, no. 3, pp. 393-398, Mar. 2009.
15.
W. Gao, D. Gao, D. Brasse, C. Hu-Guo and Y. Hu, "Precise multiphase clock generation using low-jitter delay-locked loop techniques for positron emission tomography imaging", IEEE Trans. Nucl. Sci., vol. 57, no. 3, pp. 1063-1070, Jun. 2009.
