Abstract:
A GPS/GLONASS clock synchronization implementation based on programmable logic is presented. The GPS/GLONASS PPS (standard 1 second signal) is regarded as a reference of ...Show MoreMetadata
Abstract:
A GPS/GLONASS clock synchronization implementation based on programmable logic is presented. The GPS/GLONASS PPS (standard 1 second signal) is regarded as a reference of the whole clock synchronization system that consists of two levels PLL. Both the GPS/GLONASS PPS and OCXO assure the long-term stability and short-term stability of clock signals. All the digital circuit, including digital phase error discriminator, 2S-generating module, phase error detecting and controlling module, can be built in a programmable logic chip.
Published in: 2003 5th International Conference on ASIC Proceedings
Date of Conference: 21-24 October 2003
Date Added to IEEE Xplore: 14 May 2020
ISBN Information:
Print ISSN: 1523-553X