Abstract:
This paper describes how at-speed testing for delay faults was achieved on the P2020 QorIQ device. Modifications to the scan clocking architecture were made over previous...Show MoreMetadata
Abstract:
This paper describes how at-speed testing for delay faults was achieved on the P2020 QorIQ device. Modifications to the scan clocking architecture were made over previous designs in order to facilitate at-speed testing and improve overall test coverage. A methodology for ATPG was derived for this enhanced architecture and applied to the device. The design and implementation will be presented in this paper, along with results from ATPG and silicon.
Published in: 2009 International Test Conference
Date of Conference: 01-06 November 2009
Date Added to IEEE Xplore: 18 December 2009
ISBN Information: