A 1.4 MHz 0.21 mW MPEG-2/4 AAC single chip decoder | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Monday, 30 June, IEEE Xplore will undergo scheduled maintenance from 1:00-2:00 PM ET (1800-1900 UTC).
On Tuesday, 1 July, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC).
During these times, there may be intermittent impact on performance. We apologize for any inconvenience.
Subscribe
ADVANCED SEARCH
Conferences >2009 IEEE Custom Integrated C...

A 1.4 MHz 0.21 mW MPEG-2/4 AAC single chip decoder

PDF
Tsung-Han Tsai; Chun-Nan Liu; Hsueh-Yi Lin; Hsing-Chuang Liu; Chia-Ying Wu
All Authors

Abstract:

A low power and full ASIC MPEG-2/4 AAC single chip decoder is presented. The decoding blocks are partitioned into four dedicated hardware modules with the complexity and ...Show More

Metadata

Abstract:

A low power and full ASIC MPEG-2/4 AAC single chip decoder is presented. The decoding blocks are partitioned into four dedicated hardware modules with the complexity and operational type analysis. Through algorithm, architecture, RTL and circuit level lower power techniques, the proposed AAC decoder is operated at 1.4 MHz for the 44.1 KHz sampling frequency and consumes only 0.21 mW using TSMC 0.13 mum library.
Published in: 2009 IEEE Custom Integrated Circuits Conference
Date of Conference: 13-16 September 2009
Date Added to IEEE Xplore: 09 October 2009
ISBN Information:

ISSN Information:

DOI: 10.1109/CICC.2009.5280750
Conference Location: San Jose, CA, USA
Contents

I. Intorduction

MPEG Advance Audio Coding (AAC) [1], [2] has become very popular and widely used due to its high compression ratio and high quality performance. With the fast development on multimedia, most handheld products such as mobile phones or music players support the decoding of AAC format. However, there are several complex algorithms used in the AAC decoding flow which makes it difficult to implement an efficient design. Furthermore, the power consumption is also an important issue, especially for portable devices with longtime audio playback.

Contact IEEE to Subscribe
More Like This
ASIC by design: automated design of digital signal processing application-specific integrated circuits

IEEE Circuits and Devices Magazine

Published: 2004

Signal processing algorithms implementation with FPGAs

TELSIKS 2005 - 2005 uth International Conference on Telecommunication in ModernSatellite, Cable and Broadcasting Services

Published: 2005

Show More

References

References is not available for this document.

IEEE Account

Purchase Details

Profile Information

Need Help?

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
© Copyright 2025 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.