Loading [a11y]/accessibility-menu.js
Hierarchical gate-level verification of speed-independent circuits | IEEE Conference Publication | IEEE Xplore

Hierarchical gate-level verification of speed-independent circuits


Abstract:

This paper presents a method for the verification of speed-independent circuits. The main contribution is the reduction of the circuit to a set of complex gates that make...Show More

Abstract:

This paper presents a method for the verification of speed-independent circuits. The main contribution is the reduction of the circuit to a set of complex gates that makes the verification time complexity depend only on the number of state signals (C elements, RS flip-flops) of the circuit. Despite the reduction to complex gates, verification is kept exact. The specification of the environment only requires to describe the transitions of the input/output signals of the circuit and is allowed to express choice and non-determinism. Experimental results obtained from circuits with more than 500 gates show that the computational cost can be drastically reduced when using hierarchical verification.
Date of Conference: 30-31 May 1995
Date Added to IEEE Xplore: 06 August 2002
Print ISBN:0-8186-7098-3
Conference Location: London, UK

Contact IEEE to Subscribe

References

References is not available for this document.