Loading [MathJax]/extensions/MathMenu.js
General Architecture for Hardware Implementation of Genetic Algorithm | IEEE Conference Publication | IEEE Xplore

General Architecture for Hardware Implementation of Genetic Algorithm


Abstract:

In this paper, the authors propose a technique to flexibly implement genetic algorithms (GAs) for various problems on FPGAs. For the purpose, the authors propose a common...Show More

Abstract:

In this paper, the authors propose a technique to flexibly implement genetic algorithms (GAs) for various problems on FPGAs. For the purpose, the authors propose a common architecture for GA. The proposed architecture allows designers to easily implement a GA as a hardware circuit consisting of parallel pipelines which execute GA operations. The proposed architecture is scalable to increase the number of parallel pipelines. The architecture is applicable to various problems and allows designers to estimate the size of resulting circuits. The authors give a model for predicting the size of resulting circuits from given parameters. Based on the proposed method, the authors have implemented a tool to facilitate GA circuit design and development. Through experiments using knapsack problem and traveling salesman problem (TSP), the authors show that the FPGA circuits synthesized based on the proposed method run much faster and consume much lower power than software implementation on a PC and the model can predict the size of the resulting circuit accurately enough
Date of Conference: 24-26 April 2006
Date Added to IEEE Xplore: 11 December 2006
Print ISBN:0-7695-2661-6
Conference Location: Napa, CA, USA

Contact IEEE to Subscribe

References

References is not available for this document.