Loading [MathJax]/extensions/MathMenu.js
A 2.4-GHz auto-calibration frequency synthesizer with on-chip built-in-self-test solution | IEEE Conference Publication | IEEE Xplore

A 2.4-GHz auto-calibration frequency synthesizer with on-chip built-in-self-test solution


Abstract:

A novel single chip 2.4-GHz phase-lock loop (PLL) with auto-calibration mechanism, which is adaptive to process variation, is presented. The proposed synthesizer with sel...Show More

Abstract:

A novel single chip 2.4-GHz phase-lock loop (PLL) with auto-calibration mechanism, which is adaptive to process variation, is presented. The proposed synthesizer with self-calibration block is connected to the on-chip jitter measurement circuit. The PLL adjusts the voltage controlled oscillator (VCO) input control voltage in response to the measured jitter by the jitter measurement block. The response of the VCO is adjusted inherently towards the desired center frequency by the self-calibration process to reduce the jitter of its 2.4-GHz output for ZigBee application. This method could also be used to implement built-in-self-test for PLL. The synthesizer, designed in TSMC 0.18-mum technology, has an edge jitter standard deviation of 0.86-ps having a 20% improvement over PLL with no self-calibration. The digitally controlled VCO has a wide tuning range of 0.6-GHz. The synthesizer has a programmable frequency divider that operates with a division range of 456-496
Date of Conference: 21-24 May 2006
Date Added to IEEE Xplore: 11 September 2006
Print ISBN:0-7803-9389-9

ISSN Information:

Conference Location: Kos, Greece
No metrics found for this document.

Usage
Select a Year
2025

View as

Total usage sinceJan 2011:346
00.20.40.60.811.2JanFebMarAprMayJunJulAugSepOctNovDec101000000000
Year Total:2
Data is updated monthly. Usage includes PDF downloads and HTML views.
Contact IEEE to Subscribe

References

References is not available for this document.