A novel effective bandpass semi-MASH sigma-delta modulator with double-sampling mismatch-free resonator | IEEE Conference Publication | IEEE Xplore

A novel effective bandpass semi-MASH sigma-delta modulator with double-sampling mismatch-free resonator


Abstract:

This paper presents a novel high-order bandpass semi-MASH sigma-delta modulator (4-2+2-...-2+2mb) with f/sub s//4 center frequency. The proposed topology employs a semi-M...Show More

Abstract:

This paper presents a novel high-order bandpass semi-MASH sigma-delta modulator (4-2+2-...-2+2mb) with f/sub s//4 center frequency. The proposed topology employs a semi-MASH technique with a 4-2/sup L/mb topology to achieve an expandable and extendable high-order bandpass noise-shaping. To illustrate the architecture's behavior an 8xOSR 12-order 1.5-bit semi-MASH sigma-delta modulator is designed achieving 88 dB SNQR (signal-to-quantization-error ratio) at -1dB overloading point (90% of the modulator full-scale). A double-sampling mismatch-free single-opamp double-delay resonator is also proposed for the semi-MASH sub-stages to improve the overall design performance.
Date of Conference: 21-24 May 2006
Date Added to IEEE Xplore: 11 September 2006
Print ISBN:0-7803-9389-9

ISSN Information:

Conference Location: Kos, Greece
References is not available for this document.

I. Introduction

In modern wireless communication applications, the support of multiple operation modes represents usually a trend to obtain the success of a product. The adoption of multi-standards implies different types of modulation and channel bandwidths leading to highly flexible implementations. If signal digitization occurs in the baseband the analog circuitry complexity is higher with an important impact in the final cost. However, if the signal could be digitized closer to the antenna, then the multi-standard functionality including demodulation and channel-selection would be performed in the digital domain [1]–[6]. An optimum solution to fulfill this objective, at an intermediate-frequency (IF), implies digitizing the analog signal through a bandpass sigma-delta modulator, which will exhibit higher performance when compared with wideband Nyquist-rate ADCs. Since traditionally the bandwidth of IF signals is much smaller than the carrier frequency the bandpass sigma-delta modulator is an efficient architecture for such type of applications which benefits from its oversampling characteristic to achieve a high signal-to-noise-ratio [7]. But when the signal bandwidth increases, and for a fixed carrier frequency, the OSR value must be reduced which turns oversampling less attractive. Thus for wider bandwidth applications, high-order multi-bit sigma-delta modulators are naturally the best choice for an optimum system solution. MASH-type sigma-delta modulators such as 4–4-L mb and 4–2L mb are usually utilized for the implementation of high-order noise-shaping modulators. Recent trends of sigma-delta modulator research include the maximization of the SNQR through the spreading of NTF zero while achieving expandable architecture and minimizing the overloading point [8]. By exploring different trade-offs between these two topologies a semi-MASH sigma-delta modulator, recently proposed [9], can achieve a high-order expandable and extendable noise-shaping characteristic. The main idea behind this new architecture is the creation of a feedback path between the cascade modulator stages to obtain an aggressive noise-shaping with a minimum overloading region. In this paper, the semi-MASH technique is further enhanced and applied to bandpass sigma-delta modulation. In section II, the proposed bandpass semi-MASH architecture is thoroughly studied and a design example is presented to illustrate its behavior and compare it with different existing topologies. In section III a novel double-sampling mismatch-free technique will be proposed and explored for future application in the bandpass sigma-delta modulator. Finally, the conclusions will be drawn in section IV.

Select All
1.
Hwi-Ming Wang, et al.; "The design of high-order bandpass sigma-delta modulators using low-spread single-stage structure", IEEE Trans. on CAS II: Analog and Digital Signal Proc. vol. 51, No. 4, pp. 202-208, April 2004
2.
Salo, T., et al.; "A 80-MHz bandpass Δ∑modulator for a 100-MHz IF receiver", IEEE JSSC, vol. 37, Issue: 7, pp. 798-808, July 2002
3.
Louis, L., et al.; "An eighth-order bandpass AΔ∑modulator for A/D conversion in digital radio", IEEE JSSC, vol. 34, No. 4, pp. 423-431, April 1999
4.
Minho Kwon, et al.; "A time-interleaved recursive loop band-pass deltasigma modulator for a digital IF CDMA receiver", IEEE Trans. on CAS II: Analog and Digital Signal Proc. vol. 52, No. 7, pp. 389-393, July 2005
5.
Ueno, T., et al.; "A fourth-order bandpass Δ-∑ modulator using second-order bandpass noise-shaping dynamic element matching", IEEE JSSC, vol. 37, No. 7, pp. 809-816, July 2002
6.
Vadipour, M.; "A bandpass mismatch noise-shaping technique for ∑-Δ modulators", IEEE Trans. on CAS II: Analog and Digital Signal Proc. vol. 51, No. 3, pp. 130-135, March 2004
7.
S.R.Norsworthy, R. Schereier and G.C. Temes (Editors), Delta-Sigma Data Converters: Theory, Design and Simulation, IEEE Press 1996.
8.
R.del Rio, et al.; "Highly linear 2.5-V CMOS Δ∑ modulator for ADSL+", IEEE Tranon CAS I: Fundamental Theory and Applications, vol. 51, No. 1, pp. 47-62, January 2004
9.
Chon-In Lao, Seng-Pan U and R.P. Martins "A Novel Semi-MASH Substage for High-order Cascade Sigma-Delta Modulator", in Proc. of ISCAS05,Kobe, Japan, pp. 3095-3098; May 2005.
10.
P.Kiss., et al.; "Adaptive Digital Correction of Analog Errors in MASH ADCs-Part ILCorrection Using Test-Signal Injection", IEEE Trans. on CAS-II, vol.47, No.:7, pp. 629-638, July 2000.
11.
Seng-Pan U, R. P. Martins and J.E.Franca"Highly Accurate Mismatch-free SC Delay Circuits with Reduced Finite Gain And Offset Sensitivity", in Proc. of ISCAS99,Orlando, USA, pp. 57-60; May 1999.

Contact IEEE to Subscribe

References

References is not available for this document.