Loading [MathJax]/extensions/MathMenu.js
Survey and Comparison of Pipeline of Some RISC and CISC System Architectures | IEEE Conference Publication | IEEE Xplore

Survey and Comparison of Pipeline of Some RISC and CISC System Architectures


Abstract:

Instruction set is a set of instructions used by CPU to calculate and control computer system, and is the interface between hardware and software. There are two common in...Show More

Abstract:

Instruction set is a set of instructions used by CPU to calculate and control computer system, and is the interface between hardware and software. There are two common instruction sets: CISC and RISC. Pipeline technology is widely used in instruction set processor design to improve the efficiency of executing instructions. This paper introduces the difference between CISC and RISC in pipeline implementation, introduces the basic pipelining and two advanced pipelining - superscalar and superpipelining in detail, and introduces several pipelining using CISC and RISC architecture processors, including ARM, RISC-V, Longarch, and X86.
Date of Conference: 21-23 April 2023
Date Added to IEEE Xplore: 26 June 2023
ISBN Information:
Conference Location: Guangzhou, China

Contact IEEE to Subscribe

References

References is not available for this document.