Abstract:
This paper presents a design of stacked inverter-based ring oscillator. The proposed work includes an approach to minimize variations across all the Process Voltage Tempe...Show MoreMetadata
Abstract:
This paper presents a design of stacked inverter-based ring oscillator. The proposed work includes an approach to minimize variations across all the Process Voltage Temperature (PVT) conditions with a power consumption of 27.36 μ W at 25° C. The design consists of trim bits to decrease the frequency variations across process corners. The voltage biasing circuit facilitates minimum variations across temperature. The simulation results using Cadence Virtuoso for gpdk90 CMOS technology shows a good agreement with analysis results. The design works at 1MHz frequency for a supply voltage of 1.8V. The stability checked across a temperature of -40 to 125°C is +/-14% variation across PVT.
Published in: 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)
Date of Conference: 20-24 February 2021
Date Added to IEEE Xplore: 26 April 2021
ISBN Information: