Efficient Emulation of Floating-Point Arithmetic on Fixed-Point SIMD Processors | IEEE Conference Publication | IEEE Xplore

Efficient Emulation of Floating-Point Arithmetic on Fixed-Point SIMD Processors


Abstract:

In this paper, a software floating-point emulation library for fixed-point SIMD processors is proposed. The single instruction multiple data (SIMD) mechanism of those pro...Show More

Abstract:

In this paper, a software floating-point emulation library for fixed-point SIMD processors is proposed. The single instruction multiple data (SIMD) mechanism of those processors is exploited in this work to efficiently emulate fast software floating-point operations. The key feature of this approach is the independent processing of the significand and the exponent, stored in different sized subwords of one SIMD word. Additional processing performance is obtained by computing multiple floating-point operations in parallel using one SIMD instruction. Compared to related work, no additional hardware overhead is required to speed up the software emulation of floating-point arithmetic. An evaluation of fixed-and floating-point signal processing algorithms, implemented on a fixed-point VLIW-SIMD processor, shows the differences in performance, precision, and code size.
Date of Conference: 26-28 October 2016
Date Added to IEEE Xplore: 12 December 2016
ISBN Information:
Electronic ISSN: 2374-7390
Conference Location: Dallas, TX, USA

I. Introduction

There are fixed-point and floating-point processors available for embedded digital signal processing systems. The decision, as to which of these two processor types is more suitable for a given system and application, depends on many design criteria and trade-offs. Typical decision criteria are time to market, ease of use, hardware costs, power consumption, and performance.

Contact IEEE to Subscribe

References

References is not available for this document.