State dependent statistical timing model for voltage scaled circuits | IEEE Conference Publication | IEEE Xplore

State dependent statistical timing model for voltage scaled circuits


Abstract:

This paper presents a novel statistical state-dependent timing model for voltage over scaled (VoS) logic circuits that accurately and rapidly finds the timing distributio...Show More

Abstract:

This paper presents a novel statistical state-dependent timing model for voltage over scaled (VoS) logic circuits that accurately and rapidly finds the timing distribution of output bits. Using this model erroneous VoS circuits can be represented as error-free circuits combined with an error-injector. A case study of a two point DFT unit employing the proposed model is presented and compared to HSPICE circuit simulation. Results show an accurate match, with significant speedup gains.
Date of Conference: 01-05 June 2014
Date Added to IEEE Xplore: 26 July 2014
ISBN Information:

ISSN Information:

Conference Location: Melbourne, VIC, Australia

Contact IEEE to Subscribe

References

References is not available for this document.