Architecture and circuit design of parallel processing elements for de novo sequence assembly | IEEE Conference Publication | IEEE Xplore