Self-formation processes in high-speed integrated circuits

This paper presents the analysis of self-formation processes of micro and nanostructures in technologies of manufacturing high-speed semiconductor devices and integrated circuits (ICs) according possibilities to receive the minimal width of the base area and the methods used for the formation of contacts and electrodes. The results of the implementation of self-formation processes for creating new technologies of manufacturing semiconductor devices and ICs have been presented.