60-GHz demonstration of an SFQ half-precision bit-serial floating-point adder using 10 kA/cm2 Nb process | IEEE Conference Publication | IEEE Xplore