FPGA controlled dual buck half bridge three-level inverter | IEEE Conference Publication | IEEE Xplore