Hardware implementation of simultaneous M mutually orthogonal complementary sets of sequences algorithms

This work presents the implementation of improved architectures for simultaneous generation and correlation of mutually orthogonal complementary sets of sequences. By taking advantage of some redundancies in the generation and correlation algorithms, resources consumption is reduced and the performance of such architectures improved. The FPGA implementations performed with generic parameters is evaluated and compared with previous proposals.