FPGA implementation of parallel digital image processor

This paper describes a FPGA implementation of the parallel digital image processor for an image segmentation and other analysis like edge detection or noise removal. The architecture and algorithm modifications presented in this paper are aimed to reduction the FPGA resources, namely the area of the image pixel that represents basic image processing unit.