Balancing SoC Design and Technology Challenges at 45nm

The ability of advanced CMOS to integrate processor cores, memory and ASIC logic with RF and analog functions on the same die, has enabled unprecedented density and performance especially for mobile communication systems. Continuing this progress at 45nm and below requires simultaneously improving gate density, system power, and functional performance while reducing the cost per finished die