Designing an Independent Speaker Isolated Speech Recognition System on an FPGA

In this paper we present a scalable architecture for Speech Recognition System. The design has parameterized the number of samples and the number of data bits. It combines the aspects of both hardware and software design to implement a speaker independent, isolated word, small vocabulary speech recognition system. The design has been written in VHDL and it is portable among different EDA tools.