Role of base layer in CVD Si/sub 3/N/sub 4/ stack gate dielectrics on the process controllability and reliability in direct tunneling regime | IEEE Conference Publication | IEEE Xplore