# IEEE Transactions on Circuits and Systems I: Regular Papers

## Volume 65 Issue 5 • May 2018

The purchase and pricing options for this item are unavailable. Select items are only available as part of a subscription package. You may try again later or contact us for more information.

## Filter Results

Displaying Results 1 - 25 of 32

Publication Year: 2018, Page(s):C1 - C4
| PDF (175 KB)
• ### IEEE Transactions on Circuits and Systems—I:Regular Papers publication information

Publication Year: 2018, Page(s): C2
| PDF (60 KB)
• ### Analysis of the Effect of Source Capacitance and Inductance on $N$ -Path Mixers and Filters

Publication Year: 2018, Page(s):1469 - 1480
Cited by:  Papers (1)
| | PDF (2413 KB) | HTML

Switch R-C passive N-path mixers and filters enable interference-robust radio receivers with a flexibly programmable center frequency defined by a digital multi-phase clock. The radio frequency (RF) range of these circuits is limited by parasitic shunt capacitances, which introduce signal loss and degrade noise figure. Moreover, the linear periodically time varying nature of switch R-C circuits re... View full abstract»

• ### The Impact of LO Phase Noise in N-Path Filters

Publication Year: 2018, Page(s):1481 - 1494
Cited by:  Papers (1)
| | PDF (4298 KB) | HTML

As passive mixers (N-path filters) are being used more frequently and in more applications, it becomes increasingly important to understand how various non-idealities affect the performance of passive mixer circuits. One such non-ideality is perturbations in the local oscillator (LO), including phase noise. Here, we consider a basic N-path filter and develop a preliminary model to analyze the effe... View full abstract»

• ### Transformer-Based Input Integrated Matching in Cascode Amplifiers: Analytical Proofs

Publication Year: 2018, Page(s):1495 - 1504
| | PDF (3338 KB) | HTML

The transformer-based input integrated matching allows the realization of the simultaneous optimum noise and maximum power transfer input impedance matching in cascode amplifiers by exploiting the mutual coupling between the two spirals of an integrated transformer. This technique has been adopted to design LNAs operating in the microwave and millimeter-wave frequency ranges; however, the analytic... View full abstract»

• ### TIME—Tunable Inductors Using MEmristors

Publication Year: 2018, Page(s):1505 - 1515
| | PDF (2176 KB) | HTML

Memristors have proven to be an attractive feature for memory, logic-in-memory, and neuromorphic computing. Recently, radio-frequency memristive switches (RFMSs) have exhibited promising high-frequency performance, opening the possibility of their use in radio-frequency integrated circuit applications. In this paper, we present two novel topologies of Tunable Inductors using MEmristors, the memris... View full abstract»

• ### Theory and Demonstration of Noisy Oscillator Samplers for Clock Jitter and Phase Delay Measurement

Publication Year: 2018, Page(s):1516 - 1528
| | PDF (2422 KB) | HTML

A stochastic technique for on-chip measurement of jitter, delay, and duty-cycle of clock signals is introduced. The technique uses a simple noisy oscillator to perform random sampling and allows easy integration in CMOS process. Theoretical analysis proving the accuracy and robustness of the technique is presented. An implementation in CMOS 65nm process, occupying an active area of 0.015 mm<sup... View full abstract»

• ### An RF-Powered Wireless Temperature Sensor for Harsh Environment Monitoring With Non-Intermittent Operation

Publication Year: 2018, Page(s):1529 - 1542
| | PDF (4219 KB) | HTML

This paper presents a fully integrated RF-powered temperature sensor with non-intermittent operation. The sensor is powered up wirelessly from a 915-MHz incident signal using a power-efficient RF energy harvester, uses a subthreshold ring oscillator that produces a highly temperature-dependent oscillation frequency acting as a temperature-to-frequency converter, and finally transfers the frequency... View full abstract»

• ### A Miniaturized Two-Axis Ultra Low Latency and Low-Power Sun Sensor for Attitude Determination of Micro Space Probes

Publication Year: 2018, Page(s):1543 - 1554
| | PDF (2827 KB) | HTML

This paper describes design, fabrication process, and comprehensive experimental results of a first prototype two-axis miniaturized spiking sun sensor. The sun sensor is a fusion of analog and digital sensor types, such that it takes advantage of spatial selectivity of digital sensors, and is not limited by the global frame rate as in analog sun sensors. It is composed of spiking pixels, and uses ... View full abstract»

• ### Exposure-Programmable CMOS Pixel With Selective Charge Storage and Code Memory for Computational Imaging

Publication Year: 2018, Page(s):1555 - 1566
| | PDF (2937 KB) | HTML

Computational imaging, as a rapid emerging field, enables unprecedented photographic capability through the encoding of visual information. Currently, as exposure programming is not support by image sensors, computational cameras use off-chip components to accomplish exposure/encoding optical computations. In this paper, we present a complementary metal-oxide-semiconductor (CMOS) pixel structure w... View full abstract»

• ### A Near-Threshold Voltage Oriented Digital Cell Library for High-Energy Efficiency and Optimized Performance in 65nm CMOS Process

Publication Year: 2018, Page(s):1567 - 1580
| | PDF (3153 KB) | HTML

A digital cell library operating in the near-threshold voltage (NTV) region is presented to obtain both high energy efficiency and optimized performance. The proposed library oriented to the NTV region is optimized using the parasitic effects of nanometer process technology and a body-biasing technique. To maximize the energy efficiency, the proposed cell library utilized the minimum width allowed... View full abstract»

• ### Auto-Erasable RRAM Architecture Secured Against Physical and Firmware Attacks

Publication Year: 2018, Page(s):1581 - 1590
| | PDF (3490 KB) | HTML

Every year, smarter and more complex attacks compromise electronic systems. Unauthorized access to the secure keys stored within nonvolatile memories is a concerning problem affecting secure applications. This paper presents an RRAM architecture secured against firmware and physical attacks. If a hack attempt occurs, and taking advantage of the threshold behavior of fast RRAM devices, this solutio... View full abstract»

Publication Year: 2018, Page(s):1591 - 1601
| | PDF (3942 KB) | HTML

Hardware search using content addressable memory (CAM) produces the fastest upshot but takes larger design area and consumes relatively high power. Dynamic CAM certainly is an alternative to resolve these issues, but the slower search speed and void of ternary approach act as primary design constraints. A fully ternary dynamic storage is presented for high density and low leakage associative memor... View full abstract»

• ### Joint Sparsity and Order Optimization Based on ADMM With Non-Uniform Group Hard Thresholding

Publication Year: 2018, Page(s):1602 - 1613
| | PDF (1987 KB) | HTML

This paper proposes a new optimization framework for the joint optimization of sparsity and filter order (JOSFO) for FIR filter design. Since the cost function for JOSFO involves ℓ0and non-uniform overlapped group ℓ0norms, which are not convex, a global optimal solution is difficult to obtain. To find an approximate solution of the non-convex problem, existing approaches repe... View full abstract»

• ### Optimized Fundamental Signal Processing Operations For Energy Minimization on Heterogeneous Mobile Devices

Publication Year: 2018, Page(s):1614 - 1627
| | PDF (2995 KB) | HTML

Numerous signal processing applications are emerging on both mobile and high-performance computing systems. These applications are subject to responsiveness constraints for user interactivity and, at the same time, must be optimized for energy efficiency. The increasingly heterogeneous power-versus-performance profile of modern hardware introduces new opportunities for energy savings as well as ch... View full abstract»

• ### CIPRNG: A VLSI Family of Chaotic Iterations Post-Processings for $\mathbb {F}_{2}$ -Linear Pseudorandom Number Generation Based on Zynq MPSoC

Publication Year: 2018, Page(s):1628 - 1641
Cited by:  Papers (1)
| | PDF (2099 KB) | HTML

Hardware pseudorandom number generators are continuously improved to satisfy both physical and ubiquitous computing security system challenges. The main contribution of this paper is to propose two post-processing modules in hardware, to improve the randomness of linear PRNGs while succeeding in passing the TestU01 statistical battery of tests. They are based on chaotic iterations and are denoted ... View full abstract»

• ### Data and Hardware Efficient Design for Convolutional Neural Network

Publication Year: 2018, Page(s):1642 - 1651
| | PDF (4894 KB) | HTML

Hardware design of deep convolutional neural networks (CNNs) faces challenges of high computational complexity and data bandwidth as well as huge divergence in different CNN network layers, in which the throughput of the convolutional layer would be bounded by available hardware resource, and throughput of the fully connected layer would be bounded by available data bandwidth. Thus, a highly flexi... View full abstract»

• ### Definition of Simplified Frequency-Domain Volterra Models With Quasi-Sinusoidal Input

Publication Year: 2018, Page(s):1652 - 1663
Cited by:  Papers (1)
| | PDF (2224 KB) | HTML

The Volterra approach to the modeling of nonlinear systems has been employed for a long time thanks to its conceptual simplicity and flexibility. Its main drawback lies in the number of coefficients, which rapidly grows with memory length and nonlinearity order. In some important cases, such as power system applications, the input signal is periodic and contains a fundamental component that is muc... View full abstract»

• ### Improving Time-Efficiency of Fault-Coverage Simulation for MOS Analog Circuit

Publication Year: 2018, Page(s):1664 - 1674
| | PDF (1397 KB) | HTML

In analog fault simulation, the number one challenge is that simulation time could grow rapidly and become prohibitive as the circuit size becomes large. This paper proposes a systematic method to significantly improve the time efficiency in estimating the fault coverage for analog fault simulation. In the proposed method, a circuit under test (CUT) is first partitioned into independent sub-circui... View full abstract»

• ### Brushing Up on the Urbanek Black Box Arc Model

Publication Year: 2018, Page(s):1675 - 1683
Cited by:  Papers (1)
| | PDF (1152 KB) | HTML

We reconsider the black box model by Urbanek of electric-arc in air-blast circuit breakers or in circuit breakers characterized by an electro-negative gas (e.g., SF6) as quenching medium. It has the unique characteristic to account for the dielectric breakdown that possibly reignites the arc. We show some of its main features that have been almost hidden from the first publication of the model in ... View full abstract»

• ### Output Group Synchronization for Networks of Heterogeneous Linear Systems Under Internal Model Principle

Publication Year: 2018, Page(s):1684 - 1695
| | PDF (2440 KB) | HTML

In this paper, we aim to investigate the output group synchronization problem for a network of heterogeneous linear systems such that the outputs of the nodes, each representing a linear system, synchronize with each other in every cluster. Two different setups in terms of availability of the states of the reference generators are taken into consideration. A unified approach inspired by the intern... View full abstract»

• ### Leader-Following Consensus of Multi-Agent Systems With Switching Networks and Event-Triggered Control

Publication Year: 2018, Page(s):1696 - 1706
| | PDF (2645 KB) | HTML

This paper addresses the event-based leader-following consensus of a class of multi-agent systems with switching networks. Fully distributed event-triggered functions are proposed to select the sampling instants automatically. Detailed algorithms are given to design the feedback gains and coupling strength. The positive lower bound of the sampling intervals is captured to exclude Zeno behaviours. ... View full abstract»

• ### Fault Detection for Linear Discrete Time-Varying Systems Subject to Random Sensor Delay: A Riccati Equation Approach

Publication Year: 2018, Page(s):1707 - 1716
Cited by:  Papers (1)
| | PDF (1318 KB) | HTML

This paper mainly studies the fault detection (FD) problem for linear discrete time-varying systems subject to random sensor delay. By assuming that the measurement channel is with Transmission Control Protocol (TCP), an observer-based FD filter (FDF) is provided as a residual generator via embedding the packet indicator into the filter. To construct this FDF, its design issue is formulated into t... View full abstract»

• ### A 1.58 Gbps/W 0.40 Gbps/mm2 ASIC Implementation of MMSE Detection for $128\times 8~64$ -QAM Massive MIMO in 65 nm CMOS

Publication Year: 2018, Page(s):1717 - 1730
| | PDF (2607 KB) | HTML

The minimum-mean-square error (MMSE) plays a significant role in the signal detection process of massive multiple-input-multiple-output (MIMO) systems. Matrix inversion, which is the major part of calculating the MMSE, suffers from high computing loads and low parallelism, especially in massive MIMO systems; as such, hardware implementation is difficult. This paper proposes a user-level parallelis... View full abstract»

• ### Successive Approximation RF Reflectometer for Antenna Tuning in Cellular Handheld Devices

Publication Year: 2018, Page(s):1731 - 1743
| | PDF (4419 KB) | HTML

A radio-frequency (RF) scalar reflectometer detecting a load return loss value by successively attenuating the forward-coupled RF power until it reaches the level of reverse-coupled RF power is presented in this paper. The device operates at cellular frequencies between 690 and 2700 MHz and covers voltage standing wave ratios range up to 20:1. The monolithically integrated device comprising an RF ... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK