# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 32

Publication Year: 2011, Page(s):C1 - C4
| PDF (46 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2011, Page(s): C2
| PDF (39 KB)
• ### A Quadrature Pulse Generator for Short-Range UWB Vehicular Radar Applications Using a Pulsed Oscillator and a Variable Attenuator

Publication Year: 2011, Page(s):2285 - 2295
Cited by:  Papers (15)
| | PDF (815 KB) | HTML

A new quadrature tunable pulse generator is presented in this paper using 0.13 μm CMOS for 22-29 GHz ultrawideband (UWB) vehicular radar. A quadrature inductor-capacitor (LC) oscillator is quickly switched on and off for the duration of the pulse, and the amplitude envelope is modulated with an impulse using a variable passive CMOS attenuator. The impulse is realized using a glitch generator (CMOS... View full abstract»

• ### System Level Receiver Design for Minimum Sensitivity to Process Variations

Publication Year: 2011, Page(s):2296 - 2307
| | PDF (2037 KB) | HTML

A system-level design methodology is proposed to reduce the sensitivity of an integrated zero-IF receiver, including the analog-to-digital converter, to performance variations of its components due to process spreading. Describing each stage of the receiver by three parameters of voltage gain, noise, and nonlinearity, whose variations represent all lower-level sources of variability, the sensitivi... View full abstract»

• ### Harmonic Signal Rejection Schemes of Polyphase Downconverters

Publication Year: 2011, Page(s):2308 - 2317
Cited by:  Papers (5)  |  Patents (1)
| | PDF (491 KB) | HTML

The harmonic signal rejection capability and the rejection schemes of polyphase downconverters are discussed. An analysis of a simple model of a polyphase downconverter shows that n -phase converter can reject up to (n-2)th harmonic signal, and that (n-1)th harmonic signal aliases into the desired signal. It means that the harmonic rejection is not exclusive ability of downconverters with large nu... View full abstract»

• ### Analysis of Direct-Conversion IQ Transmitters With 25% Duty-Cycle Passive Mixers

Publication Year: 2011, Page(s):2318 - 2331
Cited by:  Papers (34)  |  Patents (4)
| | PDF (824 KB) | HTML

The performance of direct-conversion IQ transmitters with 25% duty-cycle passive mixers is analyzed. The up-conversion transfer function is calculated and it is shown that due to lack of reverse isolation of the passive mixer, the high- and low-side conversion gains can be different. The contribution of thermal noise from mixer switches to the total output noise of the transmitter is formulated. I... View full abstract»

• ### Design and Optimization of Multipath Ring Oscillators

Publication Year: 2011, Page(s):2332 - 2345
Cited by:  Papers (17)  |  Patents (2)
| | PDF (1322 KB) | HTML

Multipath ring oscillators have been used to generate multiple clock phases and higher oscillation frequencies. This paper presents a modified linear analysis to find an accurate expression for the oscillation frequency and phase noise. The analysis shows that for the same power consumption, the number of phases can be increased without decreasing the oscillation frequency or degrading the phase n... View full abstract»

• ### A 23.4 mW 68 dB Dynamic Range Low Band CMOS Hybrid Tracking Filter for ATSC Digital TV Tuner Adopting RC and Gm-C Topology

Publication Year: 2011, Page(s):2346 - 2354
Cited by:  Papers (14)
| | PDF (775 KB) | HTML

In this paper, a 48-200 MHz CMOS hybrid tracking low-pass filter with low power and high dynamic range is presented to solve a local oscillator harmonic-mixing problem for Advanced Television Systems Committee terrestrial digital TV tuner integrated circuits. For low power consumption, the first-order passive RC filter and the second-order transconductor-C filter are combined to implement the thir... View full abstract»

• ### All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture

Publication Year: 2011, Page(s):2355 - 2365
Cited by:  Papers (39)  |  Patents (1)
| | PDF (1210 KB) | HTML

The “split ADC” architecture enables fully digital calibration and correction of nonlinearity errors due to capacitor mismatch in a successive approximation (SAR) ADC. The die area of a single ADC design is split into two independent halves, each converting the same input signal. Total area and power is unchanged, resulting in minimal increase in analog complexity. For each conversion, the half-si... View full abstract»

• ### A Propagation Analysis of Residual Distributions in Pipeline ADCs

Publication Year: 2011, Page(s):2366 - 2376
Cited by:  Papers (9)
| | PDF (1837 KB) | HTML

This paper presents a propagation analysis of residual distributions in pipeline ADCs. It relies on the observation that the Frobenius-Perron operator which maps the input probability density of a pipeline stage into its output distribution admits a simple representation in the Fourier domain. It performs a decimation operation followed by a sign modulation operation on the Fourier coefficients of... View full abstract»

• ### Design of Monolithic CMOS LDO Regulator With ${\rm D} ^{2}$ Coupling and Adaptive Transmission Control for Adaptive Wireless Powered Bio-Implants

Publication Year: 2011, Page(s):2377 - 2387
Cited by:  Papers (14)
| | PDF (1958 KB) | HTML

This paper presents a monolithic CMOS low drop-out regulator for adaptive wireless powered bio-implants. A dual-loop control scheme is proposed to enhance load/DVS transient response, without a filter capacitor. The inner loop employs a direct dynamic coupling technique to improve transient response by directly detecting voltage variations through a capacitive coupling high-pass filter. Meanwhile,... View full abstract»

• ### Passive and Active Elements Using Fractional ${\rm L}_{\beta} {\rm C}_{\alpha}$ Circuit

Publication Year: 2011, Page(s):2388 - 2397
Cited by:  Papers (81)
| | PDF (1894 KB) | HTML

This paper introduces a qualitative revision of the traditional LC tank circuit in the fractional domain. The paper can be divided into six major parts, aiming in turn to establish the various conditions under which LβCα impedance may act as a resistor, negative resistor, or a positive or negative pure imaginary inductor or capacitor, in accordance to new frequency definition... View full abstract»

• ### Decoupling Minimax Design of Low-Complexity Variable Fractional-Delay FIR Digital Filters

Publication Year: 2011, Page(s):2398 - 2408
Cited by:  Papers (32)
| | PDF (718 KB) | HTML

This paper presents a simple linear programming (LP) technique for designing high-accuracy low-complexity finite-impulse-response (FIR) variable fractional-delay (VFD) digital filters in the minimax error sense. The objective of the minimax design is to minimize the maximum absolute error of the variable frequency response (VFR) of an FIR VFD filter, which is a nonlinear problem and difficult to s... View full abstract»

• ### Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation

Publication Year: 2011, Page(s):2409 - 2419
Cited by:  Papers (18)
| | PDF (1373 KB) | HTML

This paper investigates a novel direct digital frequency synthesizer architecture, based on piecewise linear approximation with segments of nonuniform length. The new approach allows reducing the total number of segments with respect to the well-known uniform segmentation. In this way the size of the coefficient ROM is also reduced with beneficial effects in terms of speed and power. We show that ... View full abstract»

• ### A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities

Publication Year: 2011, Page(s):2420 - 2431
Cited by:  Papers (52)
| | PDF (1431 KB) | HTML

This paper describes an architecture and implementation of a digital vision chip that features mixed asynchronous/synchronous processing techniques. The vision chip is based on a massively parallel cellular array of processing elements, which incorporate a photo-sensor with an ADC and digital processing circuit, consisting of 64 bits of local memory, ALU, flag register and communication units. The... View full abstract»

• ### 90 nm 32 $\times$ 32 bit Tunneling SRAM Memory Array With 0.5 ns Write Access Time, 1 ns Read Access Time and 0.5 V Operation

Publication Year: 2011, Page(s):2432 - 2445
Cited by:  Papers (14)
| | PDF (2270 KB) | HTML

Functional robustness is one of the primary challenges for embedded memories as voltage levels are scaled below 1 V. A low-power high-speed tunneling SRAM (TSRAM) memory array including sense amplifiers and pre-charge circuit blocks operating at 0.5 V is designed and simulated using available MOSIS CMOS 90 nm product design kit coupled with VerilogA models developed from this group's Si/SiGe reson... View full abstract»

• ### Hybrid Filterbank ADCs With Blind Filterbank Estimation

Publication Year: 2011, Page(s):2446 - 2457
Cited by:  Papers (10)
| | PDF (815 KB) | HTML

The hybrid filterbank architecture permits implementing accurate, high speed analog-to-digital converters. However, its design requires an accurate knowledge of the analog filterbank parameters, which is difficult to have due to the nonstationary nature of these parameters. This paper proposes a blind estimation method for the analog filterbank parameters, which is able to cope with nonstationary ... View full abstract»

• ### A Novel Delta Operator Kalman Filter Design and Convergence Analysis

Publication Year: 2011, Page(s):2458 - 2468
Cited by:  Papers (41)
| | PDF (758 KB) | HTML

This paper focuses on the development of a delta operator Kalman filter and its convergence analysis. The delta operator Kalman filter is designed to estimate the state vectors of a delta operator system. Note that the designed delta operator Kalman filter can express both continuous-time and discrete-time cases. Then, the convergence analysis of the delta operator Kalman filter is also investigat... View full abstract»

• ### Frequency-Selective Noise-Compensated Autoregressive Estimation

Publication Year: 2011, Page(s):2469 - 2476
Cited by:  Papers (3)
| | PDF (308 KB) | HTML

This paper presents a novel method for noise-compensated autoregressive estimation founded on the maximum-likelihood of the spectral samples. This framework yields a nonlinear optimization problem that can be revamped as a reweighted least-square problem. The resulting spectral weighting function turns out to be the square of the Wiener filter, this meaning that spectral regions with higher signal... View full abstract»

• ### A High-Accuracy Detection and Estimation Method of Intermodulated Sinusoids

Publication Year: 2011, Page(s):2477 - 2484
Cited by:  Papers (2)
| | PDF (500 KB) | HTML

As intermodulated sinusoids are generated when a nonlinear system is subject to multiple fundamental frequencies, an approach is proposed in this paper to detect and to estimate, or simply to retrieve the intermodulated sinusoids. It is shown that both detection and estimation performance are improved by using the intermodulation relationship as an additional constraint. Although the periodogram m... View full abstract»

• ### Oscillator Noise: A Nonlinear Perturbative Theory Including Orbital Fluctuations and Phase-Orbital Correlation

Publication Year: 2011, Page(s):2485 - 2497
Cited by:  Papers (28)
| | PDF (759 KB) | HTML

We derive a full statistical characterization of the noise spectrum of a free running oscillator perturbed by white Gaussian noise sources, including the effect of orbital fluctuations and of their correlation with phase noise, thus extending the previous theory based on the Floquet decomposition of the linearized oscillator equations . This allows to derive explicit relationships for the relevant... View full abstract»

• ### Phase-Noise Reduction in Oscillators via Small-Signal Injection

Publication Year: 2011, Page(s):2498 - 2507
Cited by:  Papers (12)
| | PDF (954 KB) | HTML

This paper provides an original investigation around the phenomenon of phase-noise reduction in oscillators due to small-signal injection. The analysis employs phase-domain macromodeling techniques and fundamental results from the theory of stochastic processes. The proposed analysis also applies to strongly nonlinear circuits such as ring or relaxation oscillators, and relies on quantities which ... View full abstract»

• ### Leader Following of Nonlinear Agents With Switching Connective Network and Coupling Delay

Publication Year: 2011, Page(s):2508 - 2519
Cited by:  Papers (30)
| | PDF (753 KB) | HTML

This work considers the leader-following problem of a network of agents with nonlinear dynamics. To reflect a more practical case, the network topology is assumed to be arbitrarily switching among a finite set of topologies and the time-varying delay exists in the coupling of agents. Based on the common Lyapunov function theory, sufficient conditions for the asymptotical stability of this multiage... View full abstract»

• ### Low-Complexity Channel Prediction Using Approximated Recursive DCT

Publication Year: 2011, Page(s):2520 - 2530
Cited by:  Papers (10)
| | PDF (744 KB) | HTML

We present a novel channel estimator/predictor for OFDM systems over time-varying channels using a recursive formulation of a basis expansion model (BEM) based on an approximated discrete cosine transform (DCT). We derive a recursive implementation of the approximated DCT-BEM for tracking time-varying channels based on a filter bank. The recursive approximated DCT-BEM structure is then used for lo... View full abstract»

• ### Efficient Implementation of QR Decomposition for Gigabit MIMO-OFDM Systems

Publication Year: 2011, Page(s):2531 - 2542
Cited by:  Papers (75)
| | PDF (2864 KB) | HTML

This paper presents a VLSI architecture of QR decomposition for 4×4 MIMO-OFDM systems. A real-value decomposed MIMO system model is handled and thus the channel matrix to be processed is extended to the size of 8×8. Instead of direct factorization, a QR decomposition scheme by cascading one complex-value and one real-value Givens rotation stages is proposed, which can save 44% hardware complexity.... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK