# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 33

Publication Year: 2009, Page(s):C1 - C4
| PDF (85 KB)
• ### IEEE Transactions on Circuits and Systems&mdash;I: Regular Papers publication information

Publication Year: 2009, Page(s): C2
| PDF (39 KB)
• ### Editorial TCAS-I State and Plans for the Future

Publication Year: 2009, Page(s):1 - 3
| PDF (269 KB) | HTML
• ### Design of Millimeter-Wave CMOS Radios: A Tutorial

Publication Year: 2009, Page(s):4 - 16
Cited by:  Papers (115)  |  Patents (1)
| | PDF (806 KB) | HTML

This paper deals with the challenges in the design of millimeter-wave CMOS radios and describes circuit and architecture techniques that lead to compact, low-power transceivers. Candidate topologies for building blocks such as low-noise amplifiers, mixers, oscillators, and frequency dividers are presented. Also, a number of radio architectures that relax the generation, division, and distribution ... View full abstract»

• ### Clocking Analysis, Implementation and Measurement Techniques for High-Speed Data Links—A Tutorial

Publication Year: 2009, Page(s):17 - 39
Cited by:  Papers (54)  |  Patents (1)
| | PDF (1015 KB) | HTML

The performance of high-speed wireline data links depend crucially on the quality and precision of their clocking infrastructure. For future applications, such as microprocessor systems that require terabytes/s of aggregate bandwidth, signaling system designers will have to become even more aware of detailed clock design tradeoffs in order to jointly optimize I/O power, bandwidth, reliability, sil... View full abstract»

• ### Theory and Design of OTA-C Oscillators with Native Amplitude Limiting

Publication Year: 2009, Page(s):40 - 50
Cited by:  Papers (11)
| | PDF (648 KB) | HTML

An analog sinusoidal oscillator usually involves some form of amplitude-limiting mechanism. We examine operational-transconductance-amplifier (OTA) nonlinearity as a choice for amplitude limiting and develop a general theory for its use in OTA-capacitor (OTA-C) oscillators. We facilitate our theoretical discussion with an illustrative design example that we fabricated and tested. View full abstract»

• ### A $\Delta{-}\Sigma$ PLL-Based Spread-Spectrum Clock Generator With a Ditherless Fractional Topology

Publication Year: 2009, Page(s):51 - 59
Cited by:  Papers (24)
| | PDF (2222 KB) | HTML

A triangular-modulated spread-spectrum clock generator using a Delta-Sigma-modulated fractional-N phase-locked loop (PLL) is presented. The PLL employs a multiphase divider to implement the modulated fractional counter with increased Delta-Sigma operation speed. In addition, the phase mismatching error in the phase-interpolated PLL with multiphase clocks can be randomized, and finer frequen... View full abstract»

• ### A Decorrelating Design-for-Digital-Testability Scheme for$\Sigma{-}\Delta$Modulators

Publication Year: 2009, Page(s):60 - 73
Cited by:  Papers (13)  |  Patents (1)
| | PDF (1540 KB) | HTML

This paper presents a novel decorrelating design-for-digital-testability (D3T) scheme for Sigma-Delta modulators to enhance the test accuracy of using digital stimuli. The input switched-capacitor network of the modulator under test is reconfigured as two or more subdigital-to-charge converters in the test mode. By properly designing the digital stimuli, the shaped noise power of the di... View full abstract»

• ### New Continuous-Time Multibit Sigma–Delta Modulators With Low Sensitivity to Clock Jitter

Publication Year: 2009, Page(s):74 - 83
Cited by:  Papers (18)  |  Patents (5)
| | PDF (588 KB) | HTML

In this paper, new continuous-time sigma-delta modulators (SDMs) are proposed where the output of a multibit (MB) quantizer is digitally converted to a single-bit pulsewidth-modulated (PWM) signal at a higher rate. The PWM signal is then fed back to the input through a finite-impulse-response digital-to-analog converter (DAC). The proposed modulators are shown to be less sensitive to clock jitter ... View full abstract»

• ### Power Supply Noise in Analog Audio Class D Amplifiers

Publication Year: 2009, Page(s):84 - 96
Cited by:  Papers (15)
| | PDF (1291 KB) | HTML

A potential drawback of class D amplifiers (CDAs) is their relatively poor tolerance to power supply noise. It has been recently established by means of a linear model that the manifested nonlinearities due to the supply noise are the fundamental noise frequency component and second-order intermodulation components, qualified by the power supply rejection ratio (PSRR) and intermodulation distortio... View full abstract»

• ### Full Model and Characterization of Noise in Operational Amplifier

Publication Year: 2009, Page(s):97 - 102
Cited by:  Papers (3)
| | PDF (456 KB) | HTML

In this paper, we propose a method to fully characterize noise in operational amplifiers (op-amps). The method allows the extraction not only of the spectra of the equivalent input current noise (EICN) and equivalent input voltage noise generators but also of their cross-correlation coefficients, which are routinely discarded in noise analysis of op-amps. The method is applied to extract all noise... View full abstract»

• ### A CMOS VGA With DC Offset Cancellation for Direct-Conversion Receivers

Publication Year: 2009, Page(s):103 - 113
Cited by:  Papers (51)  |  Patents (13)
| | PDF (1951 KB) | HTML

A CMOS dB-linear variable gain amplifier (VGA) with a novel I/Q tuning loop for dc-offset cancellation is presented. The CMOS dB-linear VGA provides a variable gain of 60 dB while maintaining its 3-dB bandwidth greater than 2.5 MHz. A novel exponential circuit is proposed to obtain the dB-linear gain control characteristics. Nonideal effects on dB linearity are analyzed and the methods for improve... View full abstract»

• ### A Computational Digital Pixel Sensor Featuring Block-Readout Architecture for On-Chip Image Processing

Publication Year: 2009, Page(s):114 - 123
Cited by:  Papers (11)
| | PDF (2520 KB) | HTML

In this paper, a computational digital pixel sensor (DPS) equipped with an on-chip image-processing capability has been developed. In order to resolve the interconnection bottleneck between the sensor array and on-chip processing units, a new block-readout architecture has been proposed and implemented on the chip. The data from the sensor array are read out in a form of a pixel block compatible t... View full abstract»

• ### A Tree-Topology Multiplexer for Multiphase Clock System

Publication Year: 2009, Page(s):124 - 131
Cited by:  Papers (19)
| | PDF (1538 KB) | HTML

This paper proposes a tree-topology multiplexer (MUX) that employs a multiphase low-frequency clock rather than a high-frequency clock. Analysis and simulation results show that the proposed design can achieve higher bandwidth and be less sensitive to process variations than the conventional single-stage MUX. In order to verify the feasibility, this proposed design is integrated with a multiphase ... View full abstract»

• ### A Spurious-Power Suppression Technique for Multimedia/DSP Applications

Publication Year: 2009, Page(s):132 - 143
Cited by:  Papers (5)
| | PDF (2984 KB) | HTML

This paper presents the design exploration and applications of a spurious-power suppression technique (SPST) which can dramatically reduce the power dissipation of combinational VLSI designs for multimedia/DSP purposes. The proposed SPST separates the target designs into two parts, i.e., the most significant part and least significant part (MSP and LSP), and turns off the MSP when it does not affe... View full abstract»

• ### Low-Power System Design for MPEG-2/4 AAC Audio Decoder Using Pure ASIC Approach

Publication Year: 2009, Page(s):144 - 155
Cited by:  Papers (10)
| | PDF (1356 KB) | HTML

This paper presents an implementation of a low-power and pure-hardware advanced-audio-coding (AAC) audio decoder system. Based on the characteristics of each decoding block, the AAC system is partitioned into four separate modules. For low-power and low-complexity considerations, architectural- and algorithmic-level approaches are adopted in both individual modules and whole system. In parallel PL... View full abstract»

• ### Memory-m antipodal processes: Spectral analysis and synthesis

Publication Year: 2009, Page(s):156 - 167
Cited by:  Papers (29)
| | PDF (536 KB) | HTML

Discrete-time two-valued processes are of paramount importance in Information Engineering and their analysis is usually addressed assuming they have at most the memory of one step in the past. Since this is a quite limiting assumption, a general analytic formula is given here for the spectrum of stochastic antipodal processes with finite memory m ges 1. The formula is derived within a generalized ... View full abstract»

• ### A Fast Windowing-Based Technique Exploiting Spline Functions for Designing Modulated Filter Banks

Publication Year: 2009, Page(s):168 - 178
Cited by:  Papers (43)
| | PDF (817 KB) | HTML

A very fast technique to design prototype filters for modulated filter banks without using time-consuming multivariable optimization is introduced. In the proposed method, the prototype filter is optimized by using the windowing technique, with the novelty of exploiting spline functions in the transition band of the ideal filter, instead of using the conventional brick-wall filter. A study of the ... View full abstract»

• ### A New Class of Continuous-Time Delay-Compensated Parameter-Varying Low-Pass Elliptic Filters With Improved Dynamic Behavior

Publication Year: 2009, Page(s):179 - 189
Cited by:  Papers (17)
| | PDF (498 KB) | HTML

In some applications, it is required to have continuous-time low-pass analog filtering systems which simultaneously possess a constant group delay in the passband and a narrow transition band. Usually, these systems are implemented by adding to the output of a filter with steep-amplitude selectivity (an elliptic filter, for instance) an all-pass filter which compensates the unfavorable run of the ... View full abstract»

• ### Mechanism of Synchronization in Frequency Dividers

Publication Year: 2009, Page(s):190 - 199
Cited by:  Papers (17)
| | PDF (687 KB) | HTML

We investigate the mechanism leading to synchronization in injection-locked frequency dividers using methods of asymptotic analysis. We introduce a response function which allows for qualitative evaluation and intuitive interpretation of the locking phenomenon. We show that the linear asymptotic approximation predicts the locking intervals with high accuracy for a class of models and parameter set... View full abstract»

• ### Improved Swing Equation and Its Properties in Synchronous Generators

Publication Year: 2009, Page(s):200 - 209
Cited by:  Papers (19)
| | PDF (605 KB) | HTML

Modeling single-machine (synchronous-generator) infinite-bus (SMIB) systems with what we call the improved swing equations is considered in this paper. The existence and properties of local solutions to the improved swing equations are then examined. Furthermore, the local stability of the SMIB systems is scrutinized. By interpreting the improved swing equations with Taylor expansions, approximate... View full abstract»

• ### Equivalency of Continuation and Optimization Methods to Determine Saddle-Node and Limit-Induced Bifurcations in Power Systems

Publication Year: 2009, Page(s):210 - 223
Cited by:  Papers (80)
| | PDF (745 KB) | HTML

This paper presents a comprehensive and detailed study of an optimization-based approach to identify and analyze saddle-node bifurcations (SNBs) and limit-induced bifurcations (LIBs) of a power system model, which are known to be directly associated with voltage stability problems in these systems. Theoretical studies are presented, formally demonstrating that solution points obtained from an opti... View full abstract»

• ### Analytical Description of the Frequency Response Function of the Generalized Higher Order Duffing Oscillator Model

Publication Year: 2009, Page(s):224 - 232
Cited by:  Papers (3)
| | PDF (243 KB) | HTML

Existing algorithms for computing the n th-order frequency response functions of the Duffing oscillator have helped promote frequency domain analysis of nonlinear systems but still have a number of practical difficulties. A very efficient algorithm to enable the nth-order symmetric generalized frequency response functions (GFRFs) to be written down directly in terms of the coefficien... View full abstract»

• ### Comparison Principle and Stability of Discrete-Time Impulsive Hybrid Systems

Publication Year: 2009, Page(s):233 - 245
Cited by:  Papers (21)
| | PDF (613 KB) | HTML

This paper studies discrete-time impulsive hybrid systems. The comparison principle and uniform stability are established for discrete-time impulsive hybrid systems and this kind of systems with time delay. Moreover, the attractive regions of these kinds of systems are estimated. As theoretical applications, the comparison principle is used to study the stability problem for linear interval discre... View full abstract»

• ### Implementation of a Markov Chain Monte Carlo Based Multiuser/MIMO Detector

Publication Year: 2009, Page(s):246 - 255
Cited by:  Papers (29)  |  Patents (1)
| | PDF (478 KB) | HTML

Multiuser/multiple-input-multiple-output detectors that use Markov chain Monte Carlo (MCMC) simulation techniques to obtain likelihood of information bits have been developed recently. In this paper, we explore the implementation details of one such detector and present an efficient hardware architecture of it. The first step in development of this architecture is to derive a log-domain version of... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK