# IEEE Transactions on Circuits and Systems II: Express Briefs

## Filter Results

Displaying Results 1 - 24 of 24

Publication Year: 2014, Page(s): C1
| PDF (41 KB)
• ### IEEE Transactions on Circuits and Systems—II: Express Briefs publication information

Publication Year: 2014, Page(s): C2
| PDF (136 KB)
• ### An Integrated High-Voltage Low-Distortion Current-Feedback Linear Power Amplifier for Ultrasound Transmitters Using Digital Predistortion and Dynamic Current Biasing Techniques

Publication Year: 2014, Page(s):373 - 377
Cited by:  Papers (5)
| | PDF (583 KB) | HTML

A novel integrated high-voltage linear power amplifier for medical ultrasonic transmitter applications is presented in this brief. The amplifier employs a current-feedback technique with two cascading push-pull class-AB buffers. It overcomes the gain-bandwidth product limitation of a conventional voltage-feedback amplifier, capable of generating high output signal swing with a wide closed-loop ban... View full abstract»

• ### Charge-Pump Folded Noise Cancelation in Fractional-N Phase-Locked Loops

Publication Year: 2014, Page(s):378 - 382
Cited by:  Papers (4)
| | PDF (894 KB) | HTML

In this brief, we propose a technique for Delta-Sigma (ΔΣ) noise cancelation in fractional-N phase-locked loops (PLLs). The proposed method performs noise cancelation for both the shaped noise generated by the ΔΣ modulator and the downfolded noise due to charge pump (CP) nonlinearity. By precoding the CP control pulses, the added hardware complexity is minimal compared ... View full abstract»

• ### Linearity Enhancement of VCO-Based Quantizers for SD Modulators by Means of a Tracking Loop

Publication Year: 2014, Page(s):383 - 387
| | PDF (653 KB) | HTML

A new approach for mitigating the nonlinearity in the voltage-frequency characteristic of voltage-controlled oscillator (VCO)-based quantizers is proposed in this brief. The signal to be converted is coarsely estimated from the VCO-based quantizer output by digital integration and then subtracted to the input. The VCO only converts a residue of very low level and only with a small-signal component... View full abstract»

• ### A Genetic Algorithm for the Estimation of Nonidealities in Continuous-Time Sigma–Delta Modulators

Publication Year: 2014, Page(s):388 - 392
Cited by:  Papers (4)
| | PDF (732 KB) | HTML

In this brief, a novel approach to using genetic algorithms (GAs) for estimating nonidealities in continuous-time sigma-delta (ΣΔ) modulators during runtime is presented. Since various nonidealities decrease the performance of ΣΔ modulators even up to instability of the circuit, there have been several publications for estimating these parameters in order to calibrate t... View full abstract»

Publication Year: 2014, Page(s):393 - 397
Cited by:  Papers (4)
| | PDF (1155 KB) | HTML

This brief presents a fully integrated CMOS receiver that is capable of dual-mode frequency-modulated continuous-wave (FMCW) and ultrawideband (UWB) radar operations using the 0.13-μm CMOS technology. The circuit consists of a low-noise amplifier, active mixers, an in-phase and quadrature generator, and buffers. In the proposed receiver, not only the gain but also the bandwidth of the overa... View full abstract»

• ### A 132-dB Dynamic-Range Global-Shutter Stacked Architecture for High-Performance Imagers

Publication Year: 2014, Page(s):398 - 402
Cited by:  Papers (2)
| | PDF (491 KB) | HTML

This brief presents a global-shutter imager readout architecture that allows a dynamic range (DR) of more than 132 dB and a high frame rate. It is based on a stacked technology where the top tier contains the back-illuminated pixel array, and the bottom tier contains the subpixel logic array, which implements the dynamic-range extension by selecting the best integration time for each pixel. Experi... View full abstract»

• ### Digital Noise-Coupling Technique for Delta–Sigma Modulators With Segmented Quantization

Publication Year: 2014, Page(s):403 - 407
Cited by:  Papers (6)
| | PDF (521 KB) | HTML

A digital noise-coupling technique for delta-sigma modulators with a high-resolution quantizer is presented. The proposed technique divides the outputs of the quantizer into an MSB segment and an LSB segment. The MSBs are directly fed to the modulator input, whereas the LSBs are used as the quantization noise for noise coupling. After the digital postprocessing, the MSBs and the LSBs are then reco... View full abstract»

• ### A 100-kS/s 8.3-ENOB 1.7- $\mu\hbox{W}$ Time-Domain Analog-to-Digital Converter

Publication Year: 2014, Page(s):408 - 412
Cited by:  Papers (3)
| | PDF (1272 KB) | HTML

A 100-kS/s time-domain analog-to-digital converter (TDADC) with successive approximation register architecture provides 8.3 effective bits. The time-domain comparator of the TDADC is realized with only one delay line consisting of a digitally controlled delay line and a voltage-controlled delay line. Therefore, the linearity degradation due to the mismatch between multiple delay lines can be avoid... View full abstract»

• ### Low-Dropout Voltage Source: An Alternative Approach for Low-Dropout Voltage Regulators

Publication Year: 2014, Page(s):413 - 417
Cited by:  Papers (2)
| | PDF (708 KB) | HTML

In this brief, a high-order temperature-compensated 0.6-V low-dropout voltage source (LDVS) is realized in standard 0.13-μm CMOS technology. The LDVS operates at supply voltages down to 0.75 V and consumes only 39 μA while providing up to 100 mA of load current. Gate-to-channel capacitance values of MOSFETs are employed to implement the capacitors, reducing chip area and enabling int... View full abstract»

• ### Area–Delay–Power Efficient Carry-Select Adder

Publication Year: 2014, Page(s):418 - 422
Cited by:  Papers (11)
| | PDF (727 KB) | HTML

In this brief, the logic operations involved in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC)-based CSLA are analyzed to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant logic operations present in the conventional CSLA and proposed a new logic formulation for CSLA. In the proposed scheme, the carry select (C... View full abstract»

• ### Low-Power Multicore Processor Design With Reconfigurable Same-Instruction Multiple Process

Publication Year: 2014, Page(s):423 - 427
Cited by:  Papers (2)
| | PDF (1356 KB) | HTML

This brief presents a multicore embedded processor with reconfigurable same-instruction multiple process (RSIMP) architecture design to reduce the power consumption of instruction memory (IM), thus reducing the total power of the processor. RSIMP is applied to the scenario in which several cores (each representing a coarse-grained process) execute a highly identical instruction sequence in paralle... View full abstract»

• ### Linear-Phase VDF Design With Unabridged Bandwidth Control Over the Nyquist Band

Publication Year: 2014, Page(s):428 - 432
Cited by:  Papers (9)
| | PDF (1156 KB) | HTML

This brief presents a low-complexity linear-phase variable digital filter (VDF) design with tunable lowpass (LP), highpass (HP), bandpass (BP), and bandstop (BS) responses anywhere over the entire Nyquist band. The spectral-parameter-approximation-based VDFs (SPA-VDFs) was designed using the Farrow structure and has advantages of linear phase, lower group delay, and fewer variable multipliers. How... View full abstract»

• ### Dual-Scan Parallel Flipping Architecture for a Lifting-Based 2-D Discrete Wavelet Transform

Publication Year: 2014, Page(s):433 - 437
Cited by:  Papers (11)
| | PDF (670 KB) | HTML

In this brief, an efficient dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform is presented. This proposed novel algorithm is based on a flipping technique to implement a modular and hardware-efficient architecture with a very simple control path. In the proposed algorithm, the serial operation of the lifting data flow is optimized using parallel computatio... View full abstract»

• ### A 6.4-Gb/s Voltage-Mode Near-Ground Receiver With a One-Tap Data and Edge DFE

Publication Year: 2014, Page(s):438 - 442
| | PDF (1676 KB) | HTML

A low-power receiver with a one-tap data and edge decision-feedback equalizer (DFE) and a clock recovery circuit is presented. The receiver employs analog adders for the tap-weight summation in both the data and the edge path to simultaneously optimize both the voltage and timing margins. A switched-capacitor input stage allows the receiver to be fully compatible with near-GND input levels without... View full abstract»

• ### Toward Time-Quantized Pseudorandom Sampling for Green Communication

Publication Year: 2014, Page(s):443 - 447
Cited by:  Papers (1)
| | PDF (1008 KB) | HTML

In this brief, the authors propose time-quantized pseudorandom sampling (TQ-PRS) as a power-saving solution compared with conventional uniform sampling. Due to its ability to reduce replicas' power levels, TQ-PRS reduces the design constraints on receiver components. Applied on the baseband stage of a multistandard radio receiver, TQ-PRS allows decreasing the antialiasing filter order, as well as ... View full abstract»

• ### Efficient Implementation of $k$-Nearest Neighbor Classifier Using Vote Count Circuit

Publication Year: 2014, Page(s):448 - 452
Cited by:  Papers (3)
| | PDF (381 KB) | HTML

The k-nearest neighbor (k-NN) classification is a nonparametric method to classify objects based on the training set. It is an instance-based classifier operating on the assumption that the unknown instance is related to the known ones according to some distance/similarity functions. In this brief, a hardwareassisted algorithm, i.e., vote count, is introduced to approximate the k-NN classifier to ... View full abstract»

• ### A Novel Stability Analysis for Networked Predictive Control Systems

Publication Year: 2014, Page(s):453 - 457
Cited by:  Papers (9)
| | PDF (392 KB) | HTML

Networked predictive control (NPC) is an effective technique to compensate for transmission delays and packet dropout in networked control systems (NCS). By introducing an auxiliary error variable, in this brief, the NCS with NPC is transformed to a coupled switched system. Then, based on the switched system theory and the small gain theorem, anew stability criterion is developed under the restric... View full abstract»

• ### Publish your article in IEEE Access

Publication Year: 2014, Page(s): 458
| PDF (1155 KB)
• ### Open Access

Publication Year: 2014, Page(s): 459
| PDF (1156 KB)
• ### Together, we are advancing technology

Publication Year: 2014, Page(s): 460
| PDF (398 KB)
• ### IEEE Circuits and Systems Society Information

Publication Year: 2014, Page(s): C3
| PDF (119 KB)
• ### IEEE Transactions on Circuits and Systems—II: Express Briefs information for authors

Publication Year: 2014, Page(s): C4
| PDF (108 KB)

## Aims & Scope

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief

Chi K. Michael Tse
Dept. of Electronic and Information Engineering
Hong Kong Polytechnic University
Hunghom, Hong Kong
cktse@ieee.org