# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 28
• ### Table of Contents

Publication Year: 2016, Page(s):C1 - C4
| PDF (48 KB)
• ### IEEE Transactions on Circuits and Systems—I:Regular Papers publication information

Publication Year: 2016, Page(s): C2
| PDF (40 KB)
• ### FET-R-C Circuits: A Unified Treatment—Part I: Signal Transfer Characteristics of a Single-Path

Publication Year: 2016, Page(s):1325 - 1336
Cited by:  Papers (12)
| | PDF (2599 KB) | HTML

A frequently occurring subcircuit consists of a loop of a resistor (R), a field-effect transistor (FET), and a capacitor (C). The FET acts as a switch, controlled at its gate terminal by a clock voltage. There may be many such identical circuits connected in parallel, each driven by a different phase of the clock. This subcircuit may be acting as a sample-and-hold (S/H), as a passive mixer (P-M), ... View full abstract»

• ### FET-R-C Circuits: A Unified Treatment—Part II: Extension to Multi-Paths, Noise Figure, and Driving-Point Impedance

Publication Year: 2016, Page(s):1337 - 1348
Cited by:  Papers (12)
| | PDF (2144 KB) | HTML

In Part I of this paper, we introduce useful analysis that leads to a simple signal flow graph (SFG), which captures the FET-R-C circuit's action completely across a wide range of design parameters. Part I focuses on the analysis of a single-path FET-R-C circuit's signal transfer characteristics and gives us guidelines for sample-and-hold (S/H) and passive sampling mixer (P-M) designs. Part II ext... View full abstract»

• ### Optimized Active Single-Miller Capacitor Compensation With Inner Half-Feedforward Stage for Very High-Load Three-Stage OTAs

Publication Year: 2016, Page(s):1349 - 1359
Cited by:  Papers (8)
| | PDF (2719 KB) | HTML

This paper introduces a new effective single-Miller capacitor compensation topology for three-stage amplifiers with very large capacitive loads, realized through an active-feedback capacitor together with an inner half-feedforward stage. Moreover, an optimized design strategy which profitably exploits the two left half-plane zeros is presented. To improve the amplifier large signal transient respo... View full abstract»

• ### A Low Power Class-AB Audio Power Amplifier With Dynamic Transconductance Compensation in 55 nm CMOS Process

Publication Year: 2016, Page(s):1360 - 1369
| | PDF (2799 KB) | HTML

This paper presents a Class-AB audio power amplifier with state-of-the-art power efficiency and performance. In this work, the second stage transconductance of the three-stage power amplifier can be dynamically compensated, in order to automatically adjust the amplifier pole according to the operating condition of the output stage. Working with a current sensing module, the proposed dynamic transc... View full abstract»

• ### A 0.45 V, Nano-Watt 0.033% Line Sensitivity MOSFET-Only Sub-Threshold Voltage Reference With no Amplifiers

Publication Year: 2016, Page(s):1370 - 1380
Cited by:  Papers (12)
| | PDF (1471 KB) | HTML

An ultra-low voltage, low power, low line sensitivity MOSFET-only sub-threshold voltage reference with no amplifiers is presented. The low sensitivity is realized by the difference between two complementary currents and second-order compensation improves the temperature stability. The bulk-driven technique is used and most of the transistors work in the sub-threshold region, which allow a remarkab... View full abstract»

• ### A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process

Publication Year: 2016, Page(s):1381 - 1392
Cited by:  Papers (10)
| | PDF (2420 KB) | HTML

This paper presents a 14-bit 250 MS/s ADC fabricated in a 180 nm CMOS process, which aims at optimizing its linearity, operating speed, and power efficiency. The implemented ADC employs an improved SHA with parasitic optimized bootstrapped switches to achieve high sampling linearity over a wide input frequency range. It also explores a dedicated foreground calibration to correct the capacitor mism... View full abstract»

• ### A 0.36 pJ/bit, 0.025 mm${}^{\text{2}}$, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology

Publication Year: 2016, Page(s):1393 - 1403
Cited by:  Papers (7)
| | PDF (3591 KB) | HTML

This paper describes a power and area-efficient forwarded-clock (FC) receiver and includes an analysis of the jitter tolerance of the FC receiver. In the proposed design, jitter tolerance is maximized according to the analysis by employing a delay-locked loop (DLL) based de-skewing. A sample-swapping bang-bang phase-detector (SS-BBPD) eliminates the stuck locking caused by the finite delay range o... View full abstract»

• ### A 30–75$\text{dB}\Omega$2.5 GHz 0.13-$\mu\text{m}$CMOS Receiver Front-End With Large Input Capacitance Tolerance for Short-Range Optical Communication

Publication Year: 2016, Page(s):1404 - 1415
Cited by:  Papers (1)
| | PDF (2179 KB) | HTML

This paper describes the design and implementation of a linear optical receiver front-end for short range optical communication applications in 0.13-μm CMOS technology. While conventional optical receivers are typically implemented using limiting amplifiers (LA), emerging optical systems are expected to employ advanced modulation schemes, which require preserving the signal envelope. The proposed ... View full abstract»

• ### Analysis and Design of Wide-Band Millimeter-Wave Transformer-Based VCO and ILFDs

Publication Year: 2016, Page(s):1416 - 1425
Cited by:  Papers (6)
| | PDF (2421 KB) | HTML

Several transformer-based techniques are proposed to enhance the frequency tuning range of mm-wave voltage-controlled oscillators (VCOs) and the frequency locking range of injection-locked frequency dividers (ILFDs). Firstly, a switched-transformer VCO (ST-VCO) based on dual-band topology is proposed to increase the frequency tuning range. Secondly, transformer-distribution ILFDs (TD-ILFDs) are de... View full abstract»

• ### A Cyclic Scanning Repeater for Enhancing the Remote Distance of LC Passive Wireless Sensors

Publication Year: 2016, Page(s):1426 - 1433
Cited by:  Papers (5)
| | PDF (1428 KB) | HTML

Inductor-capacitor (LC) passive wireless sensors have been used in situations where wired connections are impossible. When this scheme is applied to implanted or sealed fields, the sensors are required to be scaled down to small dimensions, which results in the limited remote distance. Here we present an approach to enhance the remote readout distance of the LC sensors by a cyclic-scanning repeate... View full abstract»

• ### Design of Adaptive Exponential Functional Link Network-Based Nonlinear Filters

Publication Year: 2016, Page(s):1434 - 1442
Cited by:  Papers (10)
| | PDF (1541 KB) | HTML

A novel nonlinear filter, which incorporates the concept of exponential sinusoidal models into nonlinear filters based on functional link networks (FLNs) has been developed in this paper. The proposed filter is designed to provide improved convergence characteristics over traditional FLN filters. The conventional trigonometric FLN may be considered as a special case of the proposed adaptive expone... View full abstract»

• ### Multi-Mode Unrolled Architectures for Polar Decoders

Publication Year: 2016, Page(s):1443 - 1453
Cited by:  Papers (6)
| | PDF (1577 KB) | HTML

In this work, we present a family of architectures for polar decoders using a reduced-complexity successive-cancellation decoding algorithm that employs unrolling to achieve extremely high throughput values while retaining moderate implementation complexity. The resulting fully-unrolled, deeply-pipelined architecture is capable of achieving a coded throughput in excess of 1 Tbps on a 65 nm ASIC at... View full abstract»

• ### Implementation of Memristive Neural Network With Full-Function Pavlov Associative Memory

Publication Year: 2016, Page(s):1454 - 1463
Cited by:  Papers (13)
| | PDF (1716 KB) | HTML

In this paper, implementation of memristive neural network with full-function Pavlov associative memory is designed based on a proposed associative memory rule. The designed neural network can well perform the Pavlov associative memory in the network with at least three interconnected neurons. This neural network and the associative memory rule that is partly based on spike-rate-dependent plastici... View full abstract»

• ### Parameter Identification of Chaotic and Hyper-Chaotic Systems Using Synchronization-Based Parameter Observer

Publication Year: 2016, Page(s):1464 - 1475
Cited by:  Papers (6)
| | PDF (1632 KB) | HTML

A technique is introduced for identifying uncertain and/or unknown parameters of chaotic and hyper-chaotic systems via using a synchronization-based parameter observer. The proposed technique is based on designing a state feedback controller and then solving for the unknown parameters using some simple parameter adaptive laws that require access to some or all of the states depending on the dynami... View full abstract»

• ### Harmonic Balance Based on Two-Step Galerkin Method

Publication Year: 2016, Page(s):1476 - 1486
Cited by:  Papers (1)
| | PDF (1559 KB) | HTML

A family of algorithms based on a two-step Galerkin's method for approximating the solution of steady state problems formulated in the frequency domain are presented. Such methods work by reducing the number of unknowns of the conventional harmonic balance (hb) method. With respect to the state-of-the-art hb algorithm via gmres, the new algorithms lead to better convergence properties, reduced mem... View full abstract»

• ### A SPICE Model of the$\textrm{Ta}_{2}\textrm{O}_{5}/\textrm{TaO}_\textrm{x}$Bi-Layered RRAM

Publication Year: 2016, Page(s):1487 - 1498
Cited by:  Papers (1)
| | PDF (2291 KB) | HTML

Designing a SPICE model is a critical step toward understanding the behavior of the resistive random access memory (RRAM) devices when integrated in memory design for the future generation storage devices. In this paper, a SPICE model is developed for the Ta2O5/TaOxbi-layered RRAM. The proposed model emphasizes the impact of the change in the switching layer thickn... View full abstract»

• ### Rigorous DC Solution of Partial Element Equivalent Circuit Models

Publication Year: 2016, Page(s):1499 - 1510
Cited by:  Papers (1)
| | PDF (1176 KB) | HTML

This paper presents a rigorous dc solution of 3-D Partial Element Equivalent Circuit models. Despite the decoupling of magnetic and electric fields at dc, the correct solution is not trivial. The proposed one is based on a two-step process where first the magnetostatic problem is solved; then, the electrostatic problem is faced by using the solution of the magnetostatic problem as boundary conditi... View full abstract»

• ### An Automatic Gain Control System for ISFET Array Compensation

Publication Year: 2016, Page(s):1511 - 1520
Cited by:  Papers (2)
| | PDF (2346 KB) | HTML

This paper presents an automatic gain calibration system for ion-sensitive field effect transistors (ISFETs) sensing arrays which compensates for mismatch in the gain of the pixels. The system utilizes the high frequency spectrum of the sensed signal to superimpose a reference sine wave through the reference electrode, which allows identification and calibration of the local gain. The complete sys... View full abstract»

• ### Small-Signal Stability Analysis for Non-Index 1 Hessenberg Form Systems of Delay Differential-Algebraic Equations

Publication Year: 2016, Page(s):1521 - 1530
Cited by:  Papers (6)
| | PDF (959 KB) | HTML

This paper focuses on the small-signal stability analysis of systems modelled as differential-algebraic equations and with inclusions of delays in both differential equations and algebraic constraints. The paper considers the general case for which the characteristic equation of the system is a series of infinite terms corresponding to an infinite number of delays. The expression of such a series ... View full abstract»

• ### Universal Current-Mode Control Schemes to Charge Li-Ion Batteries Under DC/PV Source

Publication Year: 2016, Page(s):1531 - 1542
Cited by:  Papers (4)
| | PDF (4241 KB) | HTML

A pair of universal current mode control schemes for charging a Li-ion battery for mobile applications are discussed in this paper. The peak-current mode control schemes, based on a single control loop, is universal because it is designed with a single-stage buck charger for both a conventional wall adapter dc source as well as a solar photovoltaic (PV) module of comparable specifications. The cha... View full abstract»

• ### Current-Based Resonant Power Delivery With Multi-Cycle Switching for Extended-Range Inductive Power Transmission

Publication Year: 2016, Page(s):1543 - 1552
Cited by:  Papers (9)
| | PDF (2067 KB) | HTML

A current-based resonant power delivery (CRPD) technique with multi-cycle switching has been presented that enables efficient inductive power transmission at large distances. Unlike the conventional inductive link, in which the receiver (Rx) LC-tank is utilized as a voltage source, the proposed CRPD switches the Rx LC-tank for several cycles in a novel fashion to utilize it as a current source. Th... View full abstract»

• ### IEEE Transactions on Circuits and Systems—I:Regular Papers information for authors

Publication Year: 2016, Page(s): 1553
| PDF (36 KB)
• ### Call for Papers

Publication Year: 2016, Page(s): 1554
| PDF (34 KB)

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK