IEEE Transactions on Circuits and Systems I: Regular Papers

Filter Results

Displaying Results 1 - 23 of 23

Publication Year: 2016, Page(s):C1 - C4
| PDF (45 KB)
• IEEE Transactions on Circuits and Systems—I:Regular Papers publication information

Publication Year: 2016, Page(s): C2
| PDF (41 KB)
• On the Stability of Charge-Pump Phase-Locked Loops

Publication Year: 2016, Page(s):741 - 750
Cited by:  Papers (2)
| | PDF (1721 KB) | HTML

This paper employs a time-variant model to determine the exact small-signal loop transmission of second-order charge-pump phased-locked loops. The model predicts that a loop bandwidth of close to half the input frequency can be achieved. The large-signal behavior is also analyzed and two modes of oscillation are identified. The results are confirmed by means of circuit simulations. View full abstract»

• An Asynchronous Delta-Modulator Based A/D Converter for an Electronic System Prototyping Platform

Publication Year: 2016, Page(s):751 - 762
Cited by:  Papers (1)
| | PDF (2931 KB) | HTML

This paper presents and validates a compact circuitimplementation of an asynchronous Δ-modulator (ADM) for A/D conversion. This data converter was proposed as a means to propagate analog signals into digital interconnection networks. A detailed analysis of the A/D conversion mechanism of the proposed ADM circuit is presented. An analytical method is used to analyze and evaluate the inherent... View full abstract»

Publication Year: 2016, Page(s):763 - 772
Cited by:  Papers (2)
| | PDF (1936 KB) | HTML

Small metal-oxide-metal (MOM) capacitors are essential to energy-efficient mixed-signal integrated circuit design. However, only few reports discuss their matching properties based on large sets of measured data. In this paper, we report matching properties of femtofarad and sub-femtofarad MOM vertical-field parallel-plate capacitors and lateral-field fringing capacitors. We study the effect of bo... View full abstract»

• Loss Mechanisms and Optimum Design Methodology for Efficient mm-Waves Class-E PAs

Publication Year: 2016, Page(s):773 - 784
| | PDF (3289 KB) | HTML

In this paper, loss mechanisms of monolithic high frequency Class-E PAs are studied. The switching behavior is analyzed to understand the discrepancy between common design equations and optimal design values as frequency scales up. Analytical results are verified by spice simulations. In addition, a design recipe based on loss analysis and effective output duty cycle is proposed for mm-waves PAs t... View full abstract»

• A Fully-Printed Self-Biased Polymeric Audio Amplifier for Driving Fully-Printed Piezoelectric Loudspeakers

Publication Year: 2016, Page(s):785 - 794
Cited by:  Papers (4)
| | PDF (2701 KB) | HTML

In this paper, a printed audio amplifier, which is a new application for organic electronics, is suggested. The amplifier consists of several fully-printed bendable components including: a loudspeaker, organic field effect transistors (OFETs), capacitors, and resistors. All components are fabricated on polyethylene terephthalate (PET) substrate by means of high-throughput printing techniques. A co... View full abstract»

• Analysis of Input LCR Matched $N$-Path Filter

Publication Year: 2016, Page(s):795 - 805
| | PDF (1985 KB) | HTML

Proposed in this paper is a general parasitic-compatible LCR matching method suitable for N-path filter. Analysis of a conventional L-type matching is extended to accommodate the case of the N-path filter, where the different impedances of the band limited input matching network at multiple local oscillation (LO) harmonic frequencies have to be taken into consideration. Compared to the ideally wid... View full abstract»

• Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS

Publication Year: 2016, Page(s):806 - 817
Cited by:  Papers (2)
| | PDF (2365 KB) | HTML

In this study, design considerations for ultra low voltage (ULV) standard-cell based memories (SCM) are presented. Trade-offs for area cost, leakage power, access time, and access energy are discussed and realized using different read logic styles, latch architecture designs, and process options. Furthermore, deployment of multiple threshold voltages (Vth) options in a single standard-c... View full abstract»

• An FPGA-Based Instrument for En-Masse RRAM Characterization With ns Pulsing Resolution

Publication Year: 2016, Page(s):818 - 826
Cited by:  Papers (7)
| | PDF (1766 KB) | HTML

An FPGA-based instrument with capabilities of on-board oscilloscope and nanoscale pulsing (70 ns @ ±10 V) is presented, thus allowing exploration of the nano-scale switching of RRAM devices. The system possesses less than 1% read-out error for resistance range between 1 kΩ to 1 MΩ, and demonstrated its functionality on characterizing solid-state prototype RRAM devices on wafer... View full abstract»

• Practical Determination of Individual Element Resistive States in Selectorless RRAM Arrays

Publication Year: 2016, Page(s):827 - 835
Cited by:  Papers (5)
| | PDF (2545 KB) | HTML

Three distinct methods of reading multi-level cross-point resistive states from selector-less RRAM arrays are implemented in a physical system and compared for read-out accuracy. They are: the standard, direct measurement method and two methods that attempt to enhance accuracy by computing cross-point resistance on the basis of multiple measurements. Results indicate that the standard method perfo... View full abstract»

• Second and Third-Order Noise Shaping Digital Quantizers for Low Phase Noise and Nonlinearity-Induced Spurious Tones in Fractional- $N$ PLLs

Publication Year: 2016, Page(s):836 - 847
Cited by:  Papers (6)
| | PDF (1862 KB) | HTML

Noise shaping digital quantizers, most commonly digital delta-sigma (ΔΣ) modulators, are used in fractional-N phase-locked loops (PLLs) to enable fractional frequency tuning. Unfortunately, their quantization noise is subjected to nonlinear distortion because of the PLL's inevitable non-ideal analog circuit behavior, which induces spurious tones in the PLL's phase error. Successive r... View full abstract»

• Recursive Filters for Time-Interleaved ADC Mismatch Compensation

Publication Year: 2016, Page(s):848 - 858
| | PDF (1737 KB) | HTML

Time-interleaved analog-to-digital converter (TIADC) mismatch compensation filters are traditionally finite impulse response (FIR) filters. The advantages of using FIR filters are that FIR filters are inherently stable and that the design techniques are readily available. This paper demonstrates that infinite impulse response (IIR) filters can be designed to compensate for the mismatch error in th... View full abstract»

• Concurrent Multi-Channel Crosstalk Jitter Characterization Using Coprime Period Channel Stimulus

Publication Year: 2016, Page(s):859 - 870
| | PDF (2797 KB) | HTML

In recent years, the use of highly parallelized and high-speed data links has exacerbated the problem of crosstalk coupling. Signals with high frequency components couple to and degrade the quality of signals in adjacent lines aggressively with reduced device dimensions. In this paper, we propose a methodology for characterizing multiple crosstalk jitter effects in the time domain using a single d... View full abstract»

• Noise Spike Model in Relaxation Oscillators Based on Physical Phase Change

Publication Year: 2016, Page(s):871 - 882
| | PDF (2014 KB) | HTML

A new approach to augment existing noise models in a relaxation oscillator by including noise spikes during state change, an important aspect hitherto not covered in existing noise models, is proposed. Such noise spike is due to regeneration at the jump and this paper attempts to offer an explanation by viewing state change as a physical phase change in a thermodynamic system, which is also due to... View full abstract»

• Off-Resonance Oscillation, Phase Retention, and Orthogonality Modeling in Quadrature Oscillators

Publication Year: 2016, Page(s):883 - 894
| | PDF (2284 KB) | HTML

Two important drawbacks of parallel coupled LC quadrature oscillators (P-QOSC) which have not heretofore been addressed thoroughly in the literature are obviated simultaneously in this paper. The first, has to do with the inevitable off-tune operation of the tank which results in quality factor (Q) degradation, and hence, phase noise deterioration. The other, stems from process, voltage, and tempe... View full abstract»

• Bayesian Inference With Muller C-Elements

Publication Year: 2016, Page(s):895 - 904
Cited by:  Papers (5)
| | PDF (1711 KB) | HTML

Bayesian inference is a powerful approach for integrating independent conflicting information for decision-making. Though an important component of robotic, biological, and other sensory-motors systems, general-purpose computers perform Bayesian inference with limited efficiency. Here we show that Bayesian inference can be efficiently performed with stochastic signals, which are particularly adapt... View full abstract»

• Investigation of Modes in Double-Tuned LC-VCOs

Publication Year: 2016, Page(s):905 - 915
Cited by:  Papers (1)
| | PDF (1490 KB) | HTML

We present the results of an investigation of the oscillation modes settling in transformer-based double-tuned multi-frequency LC-VCOs, which are widely used in multiband communications systems. These are complex fourth-order systems with two nonlinearities, which exhibit stable single-frequency harmonic modes and a two-frequency quasi-harmonic mode. The amplitudes of oscillation modes in steady-s... View full abstract»

• Modelling and Control for Bounded Synchronization in Multi-Terminal VSC-HVDC Transmission Networks

Publication Year: 2016, Page(s):916 - 925
Cited by:  Papers (2)
| | PDF (4044 KB) | HTML

The extension and size of the power grid is expected to increase in the near future. Managing such a system presents challenging control problems that, so far, have been approached with classical control techniques. However, large scale systems of interconnected nodes fall within the framework of the emerging field of complex networks. This paper models multi-terminal VSC-HVDC systems as a complex... View full abstract»

• IEEE Access

Publication Year: 2016, Page(s): 926
| PDF (462 KB)
• Introducing IEEE Collabratec

Publication Year: 2016, Page(s): 927
| PDF (543 KB)
• Open Access

Publication Year: 2016, Page(s): 928
| PDF (410 KB)
• IEEE Circuits and Systems Society Information

Publication Year: 2016, Page(s): C3
| PDF (35 KB)

Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK