# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 24 of 24

Publication Year: 2015, Page(s):C1 - C4
| PDF (142 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2015, Page(s): C2
| PDF (132 KB)
• ### Outgoing Editorial

Publication Year: 2015, Page(s):2793 - 2794
| PDF (296 KB) | HTML
• ### A Wide Range, 4.2 ps(rms) Precision CMOS TDC With Cyclic Interpolators Based on Switched-Frequency Ring Oscillators

Publication Year: 2015, Page(s):2795 - 2805
Cited by:  Papers (6)
| | PDF (2389 KB) | HTML

A time-to-digital (TDC) converter based on cyclic interpolators has been designed. The TDC is designed to be used in a pulsed time-of-flight laser radar, where a long measurement range is required. The TDC's two interpolators provide a picosecond level resolution, which is combined with a main reference clock counter to give a measurement range of 327 μs. The interpolators measure time inte... View full abstract»

• ### A 300-V LDMOS Analog-Multiplexed Driver for MEMS Devices

Publication Year: 2015, Page(s):2806 - 2816
Cited by:  Papers (2)
| | PDF (2660 KB) | HTML

The paper presents a high-voltage integrated-circuit driver capable of producing analog voltages up to 300 V, using Dalsa's 0.8- μm HV CMOS/DMOS process, suitable for MEMS and medical systems. The IC driver includes a HV operational amplifier (op-amp) with a class-B output stage, and HV analog switches with improved off-isolation performance. In contrast to previous frequency compensation s... View full abstract»

• ### An Automatic Loop Gain Control Algorithm for Bang-Bang CDRs

Publication Year: 2015, Page(s):2817 - 2828
Cited by:  Papers (2)
| | PDF (4612 KB) | HTML

An automatic loop gain control algorithm (ALGC) for a bang-bang (BB) clock and data recovery (CDR) is proposed. The proposed algorithm finds the optimum loop gain using the autocorrelation of a BBPD output signal for minimum MSE performance. Mathematical proof of the algorithm is presented for both rotator-based and VCO-based CDRs with finite loop delay. A 25 Gb/s transceiver IC is fabricated usin... View full abstract»

• ### Realizability of Fractional-Order Impedances by Passive Electrical Networks Composed of a Fractional Capacitor and RLC Components

Publication Year: 2015, Page(s):2829 - 2835
Cited by:  Papers (8)
| | PDF (1686 KB) | HTML

This paper deals with realization of fractional-order impedance functions by passive electrical networks composed of a fractional capacitor and some RLC components. The necessary and sufficient conditions for the existence of such a realization are found in a general case. Also for impedance functions described by a class of fractional-order transfer functions, the realizability conditions are sta... View full abstract»

• ### Efficient VLSI Architecture for Decimation-in-Time Fast Fourier Transform of Real-Valued Data

Publication Year: 2015, Page(s):2836 - 2845
Cited by:  Papers (7)
| | PDF (3529 KB) | HTML

The decimation-in-time (DIT) fast Fourier transform (FFT) very often has advantage over the decimation-in-frequency (DIF) FFT for most real-valued applications, like speech/image/video processing, biomedical signal processing, and time-series analysis, etc., since it does not require any output reordering. Besides, the DIT FFT butterfly involves less computation time than its DIF counterpart. In t... View full abstract»

• ### Area-Efficient Subquadratic Space-Complexity Digit-Serial Multiplier for Type-II Optimal Normal Basis of $GF(2^{m})$ Using Symmetric TMVP and Block Recombination Techniques

Publication Year: 2015, Page(s):2846 - 2855
Cited by:  Papers (4)
| | PDF (2859 KB) | HTML

The type-II optimal normal basis (ONB) is popularly used to represent GF(2m) for elliptic curve cryptosystems. It is shown in the literature that multiplication in binary fields, including those represented by type-II ONB, shifted polynomial basis, and dual basis, can be transformed into non-symmetric Toeplitz matrix-vector product (TMVP) formulation. In this paper, we show that type-II... View full abstract»

• ### Porting and Scaling Strategies for Nanoscale CMOS RHBD

Publication Year: 2015, Page(s):2856 - 2863
| | PDF (1357 KB) | HTML

Techniques are described for minimizing the number of cells in a digital logic library, scaling and porting the cells to process nodes that do not nominally support scaling, and increasing the separation of critical node pairs without unduly disrupting the design process. A new compact modular 10T compact continuously-voting latch cell reduces circuitry to conventional latch sizes, at less power, ... View full abstract»

• ### A New Separable Two-dimensional Finite Impulse Response Filter Design With Sparse Coefficients

Publication Year: 2015, Page(s):2864 - 2873
| | PDF (3817 KB) | HTML

The separable two-dimensional (2-D) finite impulse response (FIR) filter can be utilized to decrease the implementation complexity of the traditional 2-D FIR filter. A novel separable 2-D FIR filter design is proposed in this paper. The proposed design deals with a submatrix of the prototype 2-D FIR filter coefficient matrix, which contains all the information of the filter coefficient matrix. And... View full abstract»

• ### Lissajous Curve Methods for the Identification of Nonlinear Circuits: Calculation of a Physical Consistent Reactive Power

Publication Year: 2015, Page(s):2874 - 2885
| | PDF (3750 KB) | HTML

This paper presents a novel analysis of nonlinear circuits useful for the computation of the reactive power from only terminal measurements. The method computes the reactive power of unknown circuits based on the physical understanding of Maxwell equations. The proposed method is able to identify instantaneous quantities (circuit parameters, powers, etc.) for two physical equivalent models: series... View full abstract»

• ### An Analog-Mode Impulse Radio System for Ultra-Low Power Short-Range Audio Streaming

Publication Year: 2015, Page(s):2886 - 2897
Cited by:  Papers (3)
| | PDF (3364 KB) | HTML

This paper introduces and analyzes an ultra-low power and low-complexity analog IR-UWB radio system for unlicensed audio streaming which achieves continuous wave FM performance but exploiting aggressively duty-cycled signaling. At the TX, signal is modulated using a VCO which generates pulses with variable rate (PRF modulation), for an average of ~ 600 kHz. At the RX an asynchronous and interferen... View full abstract»

• ### Nonlinearity Modeling of a Chireix Outphasing Power Amplifier

Publication Year: 2015, Page(s):2898 - 2907
Cited by:  Papers (2)
| | PDF (5400 KB) | HTML

This paper presents the nonlinearity modeling of a 2.14-GHz gallium nitride Chireix outphasing power amplifier (PA). The outphasing PA consists of two branches of class-F PAs achieving high efficiency and good phase linearity and a transmission-line-based Chireix power combiner. An analytical model of outphasing PAs with a Chireix power combiner is developed to explain observed distortion due to t... View full abstract»

• ### A New PVT Compensation Technique Based on Current Comparison for Low-Voltage, Near Sub-Threshold LNA

Publication Year: 2015, Page(s):2908 - 2919
Cited by:  Papers (2)
| | PDF (2606 KB) | HTML

When conventional biasing topologies are employed, near sub-threshold operated amplifiers show large performance deviations under unavoidable PVT variations. Moreover, these effects become severe when these circuits are implemented in sub-nanometer technologies. This paper introduces a new type of compensation technique to realize a reliable low voltage, low-noise amplifier that is achieved by sta... View full abstract»

• ### Reverse Rate Matching for Low-Power LTE-Advanced Turbo Decoders

Publication Year: 2015, Page(s):2920 - 2928
| | PDF (1931 KB) | HTML

In this paper, a reverse rate matching method is presented for LTE-Advanced turbo decoders. In LTE-Advanced systems, the turbo codes are highly punctured to achieve high data rate when the channel is reliable. In that case, since only a small part of the input frame memory contains meaningful data, accessing all entries of the memory is redundant. To reduce the meaningless accesses, the proposed r... View full abstract»

• ### A 4 $\times$ 4 MIMO-OFDM Baseband Receiver With 160 MHz Bandwidth for Indoor Gigabit Wireless Communications

Publication Year: 2015, Page(s):2929 - 2939
Cited by:  Papers (2)
| | PDF (4254 KB) | HTML

This paper presents the design and implementation of a 4 × 4 multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) baseband receiver for indoor high-throughput wireless communication systems. The receiver uses bandwidths of 40, 80, and 160 MHz that correspond to three operation modes of 128, 256, and 512-point FFT, respectively. Four spatial streams are suppo... View full abstract»

• ### Current-Reuse Transformer-Coupled Oscillators With Output Power Combining for Galvanically Isolated Power Transfer Systems

Publication Year: 2015, Page(s):2940 - 2948
Cited by:  Papers (5)
| | PDF (3434 KB) | HTML

This paper presents a galvanically isolated power transfer system based on two inductively coupled CMOS oscillators with on-chip isolation transformer. The oscillators share the same current and are loaded by an integrated transformer that performs the combining of the oscillation signals at its secondary winding output. By using a thick inter-metal oxide layer for the integrated transformer, a ga... View full abstract»

• ### IEEE Transactions on Circuits and Systems—I: Regular Papers information for authors

Publication Year: 2015, Page(s): 2949
| PDF (124 KB)
• ### Introducing IEEE Collabratec

Publication Year: 2015, Page(s): 2950
| PDF (1924 KB)
• ### Member Get-A-Member (MGM) Program

Publication Year: 2015, Page(s): 2951
| PDF (3352 KB)
• ### how can you get your idea to market first

Publication Year: 2015, Page(s): 2952
| PDF (3512 KB)
• ### 2015 Index IEEE Transactions on Circuits and Systems I: Regular Papers Vol. 62

Publication Year: 2015, Page(s):2953 - 2996
| PDF (1000 KB)
• ### IEEE Circuits and Systems Society Information

Publication Year: 2015, Page(s): C3
| PDF (113 KB)

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK