# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 32

Publication Year: 2013, Page(s):C1 - C4
| PDF (164 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2013, Page(s): C2
| PDF (134 KB)
• ### A 0.008${\hbox {mm}}^{2}$500 /spl mu/W 469 kS/s Frequency-to-Digital Converter Based CMOS Temperature Sensor With Process Variation Compensation

Publication Year: 2013, Page(s):2241 - 2248
Cited by:  Papers (47)
| | PDF (1803 KB) | HTML

This paper presents a temperature sensor based on a frequency-to-digital converter with digitally controlled process compensation. The proposed temperature sensor utilizes ring oscillators to generate a temperature dependent frequency. The adjusted linear frequency difference slope is used to improve the linearity of the temperature sensor and to compensate for process variations. Furthermore, an ... View full abstract»

• ### Information-Theoretic Approach to A/D Conversion

Publication Year: 2013, Page(s):2249 - 2262
Cited by:  Papers (2)
| | PDF (1876 KB) | HTML

We propose a new information theoretic approach to understanding analog-to-digital (A/D) conversion principles. An A/D converter is characterized as a communication system that transmits information from an analog source to the digital domain for processing, storage, transmission, and analysis. Accordingly, an A/D conversion system consists of an analog source of information, a means to sample and... View full abstract»

• ### Rapid Wireless Capacitor Charging Using a Multi-Tapped Inductively-Coupled Secondary Coil

Publication Year: 2013, Page(s):2263 - 2272
Cited by:  Papers (23)
| | PDF (1634 KB) | HTML

This paper presents an inductive coupling system designed to wirelessly charge ultra-capacitors used as energy storage elements. Although ultra-capacitors offer the native ability to rapidly charge, it is shown that standard inductive coupling circuits only deliver maximal power for a specific load impedance which depends on coil geometries and separation distances. Since a charging ultra-capacito... View full abstract»

• ### Why Analog-to-Information Converters Suffer in High-Bandwidth Sparse Signal Applications

Publication Year: 2013, Page(s):2273 - 2284
Cited by:  Papers (12)  |  Patents (1)
| | PDF (2614 KB) | HTML

In applications where signal frequencies are high, but information bandwidths are low, analog-to-information converters (AICs) have been proposed as a potential solution to overcome the resolution and performance limitations of high-speed analog-to-digital converters (ADCs). However, the hardware implementation of such systems has yet to be evaluated. This paper aims to fill this gap, by evaluatin... View full abstract»

• ### A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation

Publication Year: 2013, Page(s):2285 - 2297
Cited by:  Papers (17)
| | PDF (2308 KB) | HTML

A low power 4-bit, 1.6 GS/s flash ADC is presented. A new power reduction technique which masks the unused blocks in a semi-pipeline chain of latches and encoders is introduced. The proposed circuit determines the unused blocks based on a pre-sensing of the signal. Moreover, a reference voltage generator with very low static power dissipation is used. Novel techniques to reduce the sensitivity to ... View full abstract»

• ### Integrated Circuit Modeling of Biocellular Post-Transcription Gene Mechanisms Regulated by MicroRNA and Proteasome

Publication Year: 2013, Page(s):2298 - 2310
Cited by:  Papers (6)
| | PDF (2558 KB) | HTML

Regulation of gene expression stages within a cellular creature deals with all the complexities and functionalities of the organism. These genetic information processing activities inside the cell can imitate the specific operations carried out by different combinations of semiconductor devices. Appropriate gene regulation is the basis of correct system biological functionality within all living o... View full abstract»

• ### Compressive Self-Powering of Piezo-Floating-Gate Mechanical Impact Detectors

Publication Year: 2013, Page(s):2311 - 2320
Cited by:  Papers (6)
| | PDF (1887 KB) | HTML

This paper describes a novel compressive self-powering technique that significantly extends the powering and sensing range of our previously reported piezo-floating-gate (PFG) sensors for applications in mechanical impact monitoring. At the core of the proposed technique is a nonlinear impedance circuit that dynamically loads the output of a piezoelectric transducer in a manner such that the senso... View full abstract»

• ### A /spl Sigma/ /spl Delta/-FIR-DAC for Multi-Bit /spl Sigma/ /spl Delta/ Modulators

Publication Year: 2013, Page(s):2321 - 2332
Cited by:  Papers (3)
| | PDF (2953 KB) | HTML

In this paper, a new digital-to-analog converter (DAC) is proposed for multi-bit continuous-time sigma-delta modulators (ΣΔMs). This -finite-impulse-response-DAC (ΣΔ-FIR-DAC) digitally converts the multi-bit output of the quantizer to a 1.5-bit signal at a higher rate and then injects it to the modulator loop filter by using a 1.5-bit DAC. An FIR filter is merged into 1.5-bit DAC to improve the cl... View full abstract»

• ### Low-Voltage Low-Power CMOS Rail-to-Rail Voltage-to-Current Converters

Publication Year: 2013, Page(s):2333 - 2342
Cited by:  Papers (13)
| | PDF (2141 KB) | HTML

This paper presents three compact CMOS voltage-to-current converters based on OTA/common-source configurations, which attain rail-to-rail input-output operation. The three converters present a high impedance input node while provide a highly linear V-I relationship over a ( -40, +120°C) temperature range with a maximum transconductance temperature coefficient of 175 ppm/°C. M... View full abstract»

• ### Reactivation of Spares for Off-Chip Memory Repair After Die Stacking in a 3-D IC With TSVs

Publication Year: 2013, Page(s):2343 - 2351
Cited by:  Papers (5)
| | PDF (1822 KB) | HTML

Memory, especially DRAM, is one of the candidates to be considered in three-dimensional integrated circuit (3-D IC), and in particular, to be heterogeneously stacked with a system on chip (SOC) for mobile applications. Even though the memory is tested and repaired beforehand, the known good die (KGD) can become bad during the integration process. Traditional schemes may not be able to redo the rep... View full abstract»

• ### Output Filter Aware Optimization of the Noise Shaping Properties of ΔΣ Modulators Via Semi-Definite Programming

Publication Year: 2013, Page(s):2352 - 2365
Cited by:  Papers (16)
| | PDF (2172 KB) | HTML

The Noise Transfer Function (NTF) of ΔΣ modulators is typically designed after the features of the input signal. We suggest that in many applications, and notably those involving D/D and D/A conversion or actuation, the NTF should instead be shaped after the properties of the output/reconstruction filter. To this aim, we propose a framework for optimal design based on the Kalman-Yakubovich-Popov (... View full abstract»

• ### A New Approach to the Design of Efficient Residue Generators for Arbitrary Moduli

Publication Year: 2013, Page(s):2366 - 2374
Cited by:  Papers (13)
| | PDF (1606 KB) | HTML

Recent analyses demonstrate that operations in some bases of Residue Number System (RNS) exhibit higher resiliency to process variations than in normal binary number system. Under this premise, arbitrary moduli offer greater flexibility in forming high cardinality balanced RNS with variation-insensitive small residue operations for a given dynamic range. Limited in number theoretic property, conve... View full abstract»

• ### Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error

Publication Year: 2013, Page(s):2375 - 2388
Cited by:  Papers (14)
| | PDF (4519 KB) | HTML

Fixed-width multipliers have two n-bits operands and produce an approximate n-bits results for their product. These multipliers discard part of the partial products matrix, to reduce hardware cost, and employ extra correction functions to reduce approximation error. While previous papers mainly focus on average error metrics (like mean-square error), we present an in-depth analysis of the maximum ... View full abstract»

• ### A Common Subexpression Elimination Tree Algorithm

Publication Year: 2013, Page(s):2389 - 2400
Cited by:  Papers (6)
| | PDF (1947 KB) | HTML

A common subexpression elimination algorithm is proposed to minimize the complexity of the multiple constant multiplication operation. The coefficients (constants) of the multiple constant multiplication are represented using the binary signed digit number system. The binary signed digit representations of each coefficient are enumerated using the representation tree. The algorithm traverses the t... View full abstract»

• ### Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops

Publication Year: 2013, Page(s):2401 - 2411
Cited by:  Papers (3)
| | PDF (2124 KB) | HTML

For synchronous designs, a large portion of the total power consumption of the integrated circuit (IC) is due to the storage elements and the clock distribution. Energy efficiency from the clock elements plays a critical role in low-power circuit design. One technique for efficiency is the use of double edge-triggered flip-flops (DETFFs), since they can maintain the same throughput as single edge-... View full abstract»

• ### Enabling NAND Flash Memory Use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead

Publication Year: 2013, Page(s):2412 - 2421
Cited by:  Papers (25)
| | PDF (1224 KB) | HTML

With the aggressive technology scaling and use of multi-bit per cell storage, NAND flash memory is subject to continuous degradation of raw storage reliability and demands more and more powerful error correction codes (ECC). This inevitable trend makes conventional BCH code increasingly inadequate, and iterative coding solutions such as LDPC codes become very natural alternative options. However, ... View full abstract»

• ### FFT Architectures for Real-Valued Signals Based on Radix-$2^{3}$and Radix-$2^{4}$Algorithms

Publication Year: 2013, Page(s):2422 - 2430
Cited by:  Papers (20)
| | PDF (1522 KB) | HTML

This paper presents a novel approach to develop pipelined fast Fourier transform (FFT) architectures for real-valued signals. The proposed methodology is based on modifying the flow graph of the FFT algorithm such that it has both real and complex datapaths. The imaginary parts of the computations replace the redundant operations in the modified flow graph. New butterfly structures are designed to... View full abstract»

• ### Exponential Synchronization of Delayed Neural Networks With Discontinuous Activations

Publication Year: 2013, Page(s):2431 - 2439
Cited by:  Papers (53)
| | PDF (2755 KB) | HTML

This paper investigates drive-response synchronization of a class of neural networks with time-varying delays and discontinuous activations. Discontinuous state feedback controller and adaptive controller are designed such that the considered model can realize exponential complete synchronization. Moreover, the convergence rate is explicitly estimated when state feedback control is utilized. The o... View full abstract»

• ### Exponential$H_{\infty}$Filtering for Singular Markovian Jump Systems With Mixed Mode-Dependent Time-Varying Delay

Publication Year: 2013, Page(s):2440 - 2452
Cited by:  Papers (44)
| | PDF (4613 KB) | HTML

This paper is concerned with the exponential H∞filter design for a class of continuous-time singular Markovian jump systems with mixed mode-dependent time-varying delay. By constructing a new Lyapunov-Krasovskii functional and utilizing some advanced techniques, a less conservative delay-dependent bounded real lemma (BRL) is obtained in terms of linear matrix inequalities (LMIs), which ... View full abstract»

• ### Optimal Fraction-Free Routh Tests for Complex and Real Integer Polynomials

Publication Year: 2013, Page(s):2453 - 2464
Cited by:  Papers (3)
| | PDF (3407 KB) | HTML

The Routh test is the simplest and most efficient algorithm to determine whether all the zeros of a polynomial have negative real parts. However, the test involves divisions that may decrease its numerical accuracy and are a drawback in its use for various generalized applications. The paper presents fraction-free forms for this classical test that enhance it with the property that the testing of ... View full abstract»

• ### Realizations of a Special Class of Admittances With Strictly Lower Complexity Than Canonical Forms

Publication Year: 2013, Page(s):2465 - 2473
Cited by:  Papers (35)
| | PDF (1949 KB) | HTML

This paper investigates the simplified realization problem of a special class of positive-real admittances similar to biquadratic functions but with an extra pole at the origin, which is widely used in the analysis of suspension systems. The results in this paper are motivated by passive mechanical control with the inerter. The concept of strictly lower complexity is first defined, whose indices i... View full abstract»

• ### Theoretic Bounds to Information Transmission Through Electrical Circuits

Publication Year: 2013, Page(s):2474 - 2487
Cited by:  Papers (1)
| | PDF (2353 KB) | HTML

The paper investigates the fundamental limits of communication over electrical multiple-input-multiple-output (MIMO) networks in which information transmission is associated to energy exchanges. We first develop the computation of the Shannon capacity of a MIMO, wideband, frequency-dependent, time-invariant channel. This gives us the fundamental equations linking the achievable bit-rate, the neede... View full abstract»

• ### A Crystal-Less Self-Synchronized Bit-Level Duty-Cycled IR-UWB Transceiver System

Publication Year: 2013, Page(s):2488 - 2501
Cited by:  Papers (11)  |  Patents (1)
| | PDF (2772 KB) | HTML

A self-synchronized dual-band OOK IR-UWB transceiver system for short-range, low-data rate sensor networks is demonstrated. The transceiver system utilizes asynchronous non-coherent energy detection coupled with a novel pulse-coupled injection-locking scheme to synchronize transceivers throughout the network at nanosecond-scale precision. The pulse-coupled synchronization scheme compensates for in... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK