# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 36

Publication Year: 2012, Page(s):C1 - C4
| |PDF (148 KB)
• ### IEEE Transactions on Circuits and Systems—I: Regular Papers publication information

Publication Year: 2012, Page(s): C2
| |PDF (39 KB)
• ### Analysis of VCO Phase Noise in Charge-Pump Phase-Locked Loops

Publication Year: 2012, Page(s):2165 - 2175
Cited by:  Papers (19)
| |PDF (2721 KB) | HTML

This paper presents a phase noise analysis of charge-pump phase-locked-loops. Fundamental results from the theory of discrete-time systems are employed to derive closed-form expressions of noise transfer functions and design guidelines. The proposed expressions allows predicting the PLL in-band noise and spurs induced by VCO internal white and flicker noise sources and by external interferences co... View full abstract»

• ### A Low-Power Variable-Gain Amplifier With Improved Linearity: Analysis and Design

Publication Year: 2012, Page(s):2176 - 2185
Cited by:  Papers (19)
| |PDF (2325 KB) | HTML

A low-power variable-gain amplifier (VGA) based on transconductance (gm)-ratioed amplification is analyzed and designed with improved linearity. The VGA has the merits of continuous gain tuning, low power consumption and small chip area. However, the linearity performance of the gm-ratioed amplifier is usually poor. We analyze distortion in gm-ratioed amplifiers an... View full abstract»

• ### Process Variation Tolerant All-Digital 90$^{circ}$ Phase Shift DLL for DDR3 Interface

Publication Year: 2012, Page(s):2186 - 2196
Cited by:  Papers (14)
| |PDF (2435 KB) | HTML

An all-digital 90° phase shift delay lock loop (DLL) is presented, which is robust against the delay mismatch caused by process variation. Each of the four 90° phase shift blocks accurately aligns its output to a 90° shifted phase using its own ring oscillator and locking delay code. It is analytically proved that the phase shift accuracy of the proposed 90° phase shift... View full abstract»

• ### A Double Zeros Compensated Direct Fast Feedback Current Driver for Medium to Large AMOLED Displays

Publication Year: 2012, Page(s):2197 - 2209
Cited by:  Papers (1)
| |PDF (3142 KB) | HTML

A current feedback driver with double zeros compensation is proposed for medium to large AMOLED displays. The zeros for lead compensation are implemented with switched-capacitor circuits to reduce chip area. The selection rules for compensation capacitors and zero capacitors are described to obtain wide bandwidth and high speed. The proposed driver has a settling time of 7 μs for the panel ... View full abstract»

• ### Design of Efficient Class-E Power Amplifiers for Short-Distance Communications

Publication Year: 2012, Page(s):2210 - 2220
Cited by:  Papers (13)
| |PDF (2439 KB) | HTML

This paper presents a new Class-E power amplifier (PA) with a π-matching output network. The PA is targeted at low output power wireless applications. Analytical formulae are derived to aid the PA design, characterization and optimization. A fully integrated 2.4-GHz PA for short distance communications has been implemented in 0.13 μm CMOS technology to verify the proposed design meth... View full abstract»

• ### Periodic Small Signal Analysis of a Wide Class of Type-II Phase Locked Loops Through an Exhaustive Variational Model

Publication Year: 2012, Page(s):2221 - 2231
Cited by:  Papers (18)
| |PDF (2152 KB) | HTML

Phase-locked loops are important building blocks for several different applications. Modern design and implementation of these circuits is largely advantaged by a mixed analog/digital simulation approach since phase locked loops are stiff systems and a full analog representation is in general too large to simulate in reasonable time. Even though current algorithms, based on a mixed analog/digital ... View full abstract»

• ### A New Front-End for Binary Data Recovery in EM Polluted Environment

Publication Year: 2012, Page(s):2232 - 2243
Cited by:  Papers (2)
| |PDF (2644 KB) | HTML

This paper deals with the susceptibility of input digital front-end to electromagnetic interference (EMI) that, due to the rapid growth of the EM pollution and to the continuous reduction of the supply voltage, has become a major issue in system reliability. In this context, a new digital input front-end highly immune to the radio-frequency interference (RFI) collected by wiring interconnects (e.g... View full abstract»

• ### Self-Biased Logarithmic Photoreceptor With Low Settling Time

Publication Year: 2012, Page(s):2244 - 2251
Cited by:  Papers (2)
| |PDF (1403 KB) | HTML

A self-biased logarithmic photoreceptor configuration is presented. The photoreceptor employs positive feedback for self-biasing to allow for operation under a large range of inputs, but does not require large compensation capacitors to ensure stability, thus achieving a reduced settling time in comparison to previous implementations. Various trade-offs involved in the photoreceptor operation are ... View full abstract»

• ### Complex Floating Point—A Novel Data Word Representation for DSP Processors

Publication Year: 2012, Page(s):2252 - 2262
| |PDF (1211 KB) | HTML

This work introduces a new floating point representation for complex numbers (“Complex floating point”), and compares it to the floating point representation defined in the IEEE 754 standard, with a reference to the common DSP fixed point representation. The new suggested representation uses fewer bits than the IEEE 754, while keeping the same dynamic range and precision. A number of... View full abstract»

• ### Area-Power Efficient Modulo $2^{n}-1$ and Modulo $2^{n}+1$ Multipliers for $\{2^{n}-1, 2^{n}, 2^{n}+1\}$ Based RNS

Publication Year: 2012, Page(s):2263 - 2274
Cited by:  Papers (22)
| |PDF (2928 KB) | HTML

Residue Number System (RNS) is often adopted to implement long and repetitive multiplications of cryptographic and signal processing algorithms. To sustain the competitive advantages of RNS over two's complement system in pervasive computing platforms, the hardware cost of parallel modulo arithmetic operations must be lowered. In this paper, new low power and low area modulo multipliers for the we... View full abstract»

• ### Heterogeneous SRAM Cell Sizing for Low-Power H.264 Applications

Publication Year: 2012, Page(s):2275 - 2284
Cited by:  Papers (20)
| |PDF (2166 KB) | HTML

In low-voltage operation, static random-access memory (SRAM) bit-cells suffer from large failure probabilities with technology scaling. With the increasing failures, conventional SRAM memory is still designed without considering the importance differences found among the data stored in the SRAM bit-cells. This paper presents a heterogeneous SRAM sizing approach for the embedded memory of H.264 vid... View full abstract»

• ### Improved Architectures for a Fused Floating-Point Add-Subtract Unit

Publication Year: 2012, Page(s):2285 - 2291
Cited by:  Papers (21)  |  Patents (1)
| |PDF (1095 KB) | HTML

This paper presents improved architectures for a fused floating-point add-subtract unit. The fused floating-point add-subtract unit is useful for digital signal processing (DSP) applications such as fast Fourier transform (FFT) and discrete cosine transform (DCT) butterfly operations. To improve the performance of the fused floating-point add-subtract unit, a dual-path algorithm and pipelining are... View full abstract»

• ### A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates

Publication Year: 2012, Page(s):2292 - 2300
Cited by:  Papers (13)
| |PDF (1535 KB) | HTML

In this paper, a simple approach to reduce delay variations in domino logic gates is proposed. Previous analysis by the same authors showed that delay variations in domino logic are mainly due to the feedback loop implemented by the keeper transistor and the output inverter gate. Accordingly, the proposed strategy aims at reducing the loop gain associated with this feedback loop, and hence its imp... View full abstract»

• ### General Stability of Stepwise Waveform of an Adiabatic Charge Recycling Circuit With Any Circuit Topology

Publication Year: 2012, Page(s):2301 - 2314
Cited by:  Papers (7)
| |PDF (3343 KB) | HTML

The stability of a stepwise waveform of an adiabatic charge recycling circuit with tank capacitors is investigated. We propose a new tank capacitor circuit with two-string capacitor arrays. We experimentally confirmed the stability of the five-step waveform from the tank capacitors. The voltage changes of tank capacitors in the experiment are consistent with the simulation. The power consumption i... View full abstract»

• ### Maximizing the Signal-to-Alias Ratio in Non-Uniform Filter Banks for Acoustic Echo Cancellation

Publication Year: 2012, Page(s):2315 - 2325
Cited by:  Papers (6)
| |PDF (2571 KB) | HTML

A new method for designing non-uniform filter-banks for acoustic echo cancellation is proposed. In the method, the analysis prototype filter design is framed as a convex optimization problem that maximizes the signal-to-alias ratio (SAR) in the analysis banks. Since each sub-band has a different bandwidth, the contribution to the overall SAR from each analysis bank is taken into account during opt... View full abstract»

• ### Analytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations

Publication Year: 2012, Page(s):2326 - 2339
Cited by:  Papers (17)
| |PDF (3107 KB) | HTML

In embedded systems using fixed-point arithmetic, converting applications into fixed-point representations requires a fast and efficient accuracy evaluation. This paper presents a new analytical approach to determine an estimation of the numerical accuracy of a fixed-point system, which is accurate and valid for all systems formulated with smooth operations (e.g., additions, subtractions, multipli... View full abstract»

• ### RF Circuit Linearity Optimization Using a General Weak Nonlinearity Model

Publication Year: 2012, Page(s):2340 - 2353
Cited by:  Papers (9)
| |PDF (3821 KB) | HTML

This paper focuses on optimizing the linearity in known RF circuits, by exploring the circuit design space that is usually available in today's deep submicron CMOS technologies. Instead of using brute force numerical optimizers we apply a generalized weak nonlinearity model that only involves AC transfer functions to derive simple equations for obtaining design insights. The generalized weak nonli... View full abstract»

• ### Fault Detection for Markovian Jump Systems With Sensor Saturations and Randomly Varying Nonlinearities

Publication Year: 2012, Page(s):2354 - 2362
Cited by:  Papers (128)
| |PDF (2670 KB) | HTML

This paper addresses the fault detection problem for discrete-time Markovian jump systems with incomplete knowledge of transition probabilities, randomly varying nonlinearities and sensor saturations. For the Markovian mode jumping, the transition probability matrix is allowed to have partially unknown entries, while the cases with completely known or completely unknown transition probabilities ar... View full abstract»

• ### Two New Types of Zhang Neural Networks Solving Systems of Time-Varying Nonlinear Inequalities

Publication Year: 2012, Page(s):2363 - 2373
Cited by:  Papers (24)
| |PDF (2152 KB) | HTML

To solve systems of time-varying nonlinear inequalities, this paper proposes two new types of Zhang neural networks. The first new type of Zhang neural network is based on the conventional Zhang 's neural-dynamics design method, and is termed a conventional Zhang neural network (CZNN). The other one is based on a novel variant of the conventional Zhang 's neural-dynamics design method, and is term... View full abstract»

• ### Rigorous Study of the Chua's Circuit Spiral Attractor

Publication Year: 2012, Page(s):2374 - 2382
Cited by:  Papers (4)
| |PDF (2121 KB) | HTML

It is shown that a certain set is positively invariant for the return map associated with the Chua's circuit. The set contains the intersection of the numerically observed spiral attractor and the planes defining the return map. A method for rigorous integration of piece-wise linear systems in regions containing trajectories tangent to hyperplanes separating the linear regions necessary to carry o... View full abstract»

• ### Dynamical System Guided Mapping of Quantitative Neuronal Models Onto Neuromorphic Hardware

Publication Year: 2012, Page(s):2383 - 2394
Cited by:  Papers (19)
| |PDF (2749 KB) | HTML

We present an approach to map neuronal models onto neuromorphic hardware using mathematical insights from dynamical system theory. Quantitatively accurate mappings are important for neuromorphic systems to both leverage and extend existing theoretical and numerical cortical modeling results. In the present study, we first calibrate the on-chip bias generators on our custom hardware. Then, taking a... View full abstract»

• ### ${\cal H}_{\infty}$ Filtering for Nonlinear Singular Systems

Publication Year: 2012, Page(s):2395 - 2404
Cited by:  Papers (8)
| |PDF (3226 KB) | HTML

In this paper, we consider the H∞-filtering problem for affine nonlinear singular (or descriptor systems). Two types of filters are discussed, namely, 1) singular and 2) normal, and sufficient conditions for the solvability of the problem in terms of Hamilton-Jacobi-Isaacs equations (HJIEs) are presented. The results are also specialized to linear systems in which case the... View full abstract»

• ### A Feedback Spin-Valve Memristive System

Publication Year: 2012, Page(s):2405 - 2412
Cited by:  Papers (1)
| |PDF (1787 KB) | HTML

We propose theoretically a generalized memristive system based on controlled spin polarizations in giant magnetoresistive material using a feedback loop with classical Hall Effect. The dynamics can exhibit a memristive pinched hysteretic loop while it possesses a self-crossing knot not located at the origin. Additionally, a single-looped orbit can also be observed in the system. We provide a suffi... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK