# IEEE Transactions on Circuits and Systems I: Regular Papers

## Filter Results

Displaying Results 1 - 25 of 47

Publication Year: 2006, Page(s):C1 - C4
| PDF (102 KB)
• ### IEEE Transactions on Circuits and Systems&mdash;I: Regular Papers publication information

Publication Year: 2006, Page(s): C2
| PDF (36 KB)
• ### An Ultra-Energy-Efficient Wide-Bandwidth Video Pipeline ADC Using Optimized Architectural Partitioning

Publication Year: 2006, Page(s):2485 - 2497
Cited by:  Papers (11)
| | PDF (1496 KB) | HTML

The classical pipeline analog-to-digital converter (ADC) architecture is analyzed to determine optimal partitioning for high effective resolution bandwidth (ERBW) and low-power consumption at reduced supply voltages. It is found that multibit inter-stage partitioning, in particular 2.5 bits per stage, is optimum for the reduction of power consumption in subsampling video ADCs for mobile/handheld r... View full abstract»

• ### A Stable Loss Control Feedback Loop for VCO Amplitude Tuning

Publication Year: 2006, Page(s):2498 - 2506
Cited by:  Papers (7)
| | PDF (1136 KB) | HTML

In practical implementations of LC oscillators in which the quality factor of the tank is dominated by the quality factor of the inductor, due to dependence of the oscillation amplitude on the square of the oscillation frequency and the bias current of the LC tank, a stable amplitude control loop is essential to maintain a constant oscillation amplitude over the tuning range of the voltage-control... View full abstract»

• ### RF Class-D Amplification With Bandpass Sigma&ndash;Delta Modulator Drive Signals

Publication Year: 2006, Page(s):2507 - 2520
Cited by:  Papers (82)  |  Patents (1)
| | PDF (702 KB) | HTML

The power efficiency of a RF Class-D amplifier with a bandpass sigma-delta (SigmaDeltaM) modulator is analyzed for a complementary voltage-switched configuration. The modulator broadens the application of the amplifier to include signals with time varying envelopes such as W-CDMA. The addition of a modulator introduces new design variables which affect amplifier power efficiency including coding e... View full abstract»

• ### Theory of Switched RF Resonators

Publication Year: 2006, Page(s):2521 - 2528
Cited by:  Papers (54)
| | PDF (1250 KB) | HTML

Transient characteristics of switched resonators have been studied. The resonators exhibit controllable impedance and energy storage behaviors during an alternating charging and discharging process. It is discovered that these unique characteristics of switched resonators can lead to novel RF envelope signal processing functions. The paper discusses the basic theory of switched resonators and the ... View full abstract»

• ### Quadrature Mismatch Shaping for Digital-to-Analog Converters

Publication Year: 2006, Page(s):2529 - 2538
Cited by:  Papers (14)  |  Patents (2)
| | PDF (677 KB) | HTML

Quadrature sigma-delta analog-to-digital converters require a feedback path for both the I and the Q parts of the complex feedback signal. If two separate multibit feedback digital-to-analog converters (DACs) are used, mismatch among the unit DAC elements leads to additional mismatch noise in the output spectrum as well as an I/Q imbalance. This paper proposes new quadrature bandpass (QBP) mismatc... View full abstract»

• ### Automatic Scaling Procedures for Analog Design Reuse

Publication Year: 2006, Page(s):2539 - 2547
Cited by:  Papers (12)
| | PDF (505 KB) | HTML

In this paper, a methodology for analog design reuse is proposed. The basic idea is to keep the circuit topology unchanged while automatically modifying the MOSFETs aspect ratio in order to control the transistor transconductances g<sub>m</sub> and output conductances g<sub>DS</sub>. If g<sub>m</sub>'s and gDS's of each transistor are kept unchanged through the ... View full abstract»

• ### A Neuromorphic Cortical-Layer Microchip for Spike-Based Event Processing Vision Systems

Publication Year: 2006, Page(s):2548 - 2566
Cited by:  Papers (64)  |  Patents (2)
| | PDF (4204 KB) | HTML

We present a neuromorphic cortical-layer processing microchip for address event representation (AER) spike-based processing systems. The microchip computes 2-D convolutions of video information represented in AER format in real time. AER, as opposed to conventional frame-based video representation, describes visual information as a sequence of events or spikes in a way similar to biological brains... View full abstract»

• ### Reconfigurable SiGe Low-Noise Amplifiers With Variable Miller Capacitance

Publication Year: 2006, Page(s):2567 - 2577
Cited by:  Papers (7)
| | PDF (1439 KB) | HTML

A new input matching method making use of shunt-shunt feedback capacitance is introduced. Based on the new input matching method, reconfigurable SiGe low-noise amplifiers (LNAs) by varying shunt-shunt feedback capacitance are proposed. Two approaches are used to vary the shunt-shunt feedback capacitance. One approach is to switch between two different bias currents while the other is to use a seri... View full abstract»

• ### Schematic-Driven Substrate Noise Coupling Analysis in Mixed-Signal IC Designs

Publication Year: 2006, Page(s):2578 - 2587
Cited by:  Papers (5)  |  Patents (4)
| | PDF (1233 KB) | HTML

This paper presents an approach to reduce substrate cross-talk noise between noisy and sensitive circuitry in mixed-signal integrated circuits at different stages of design and layout development. Silencer! a new, fully automated, schematic-driven substrate noise coupling analysis tool is introduced to accomplish this task. The tool seamlessly enables substrate noise coupling analysis in a standar... View full abstract»

• ### Design of CMOS Ternary Latches

Publication Year: 2006, Page(s):2588 - 2594
Cited by:  Papers (4)  |  Patents (1)
| | PDF (1161 KB) | HTML

This paper describes the design methodology of latches with three stable operating points. Open-loop analysis is used to obtain insight into how a conventional binary latch structure can be modified to yield a ternary latch. Four novel ternary latch structures, compatible with a standard CMOS process, are presented. Properties of each latch, including robustness of the ternary behavior, speed, and... View full abstract»

• ### Using Stacked Bitlines and Hybrid ROM Cells to Form ROM and SRAM-ROM With Increased Storage Density

Publication Year: 2006, Page(s):2595 - 2605
Cited by:  Papers (4)
| | PDF (1137 KB) | HTML

ROM cell architectures are proposed that have roughly 20% greater storage density in the cell array compared to that of a conventional ROM. Increased density is achieved by exploiting the multiple interconnect layers now available in common logic processes and by using multiple ROM cell types in combination. The storage density of arrays of these hybrid ROM cells increases further as more intercon... View full abstract»

• ### Fast Bit Parallel-Shifted Polynomial Basis Multipliers in $GF(2^{n})$

Publication Year: 2006, Page(s):2606 - 2615
Cited by:  Papers (30)  |  Patents (1)
| | PDF (489 KB) | HTML

A new nonpipelined bit-parallel-shifted polynomial basis multiplier for GF(2n) is presented. For some irreducible trinomials, the space complexity of the multiplier matches the best results available in the literature, and its gate delay is equal to T A+lceillog2nrceilTX, where TA and TX are the delay of one two-input and and xor g... View full abstract»

• ### Bit-Error-Rate Estimation for High-Speed Serial Links

Publication Year: 2006, Page(s):2616 - 2627
Cited by:  Papers (10)  |  Patents (1)
| | PDF (2077 KB) | HTML

High-performance serial communication systems often require the bit error rate (BER) to be at the level of 10<sup>-12</sup> or lower. The excessive test time for measuring such a low BER is a major hindrance in testing communication systems. In this paper, we show that the jitter spectral information extracted from the transmitted data and some key characteristics of the clock and data... View full abstract»

• ### A Low-Voltage and Low-Power Adaptive Switched-Current Sigma&ndash;Delta ADC for Bio-Acquisition Microsystems

Publication Year: 2006, Page(s):2628 - 2636
Cited by:  Papers (28)  |  Patents (1)
| | PDF (2234 KB) | HTML

An ultralow-voltage and low-power adaptive sigma-delta analog-to-digital converter (SDADC) with a 10-bit dynamic range for bio-microsystem applications is presented. The proposed SDADC includes a switched-current sigma-delta modulator (SISDM) and a digital decimator. In order to achieve the low-voltage requirement, a novel class-AB switched-current memory cell is adopted to implement the SISDM wit... View full abstract»

• ### Hierarchical 3-D Floorplanning Algorithm for Wirelength Optimization

Publication Year: 2006, Page(s):2637 - 2646
Cited by:  Papers (32)  |  Patents (1)
| | PDF (868 KB) | HTML

Three-dimensional (3-D) IC physical design problems are usually of higher complexity, with a greatly enlarged solution space due to multiple device structure. In this paper, a new 3-D floorplanning algorithm is proposed for wirelength optimization. Our main contributions and results can be summarized as follows. First, a new hierarchical flow of 3-D floorplanning with a new inter-layer partitionin... View full abstract»

• ### A Design Technique for Energy Reduction in NORA CMOS Logic

Publication Year: 2006, Page(s):2647 - 2655
Cited by:  Papers (9)
| | PDF (785 KB) | HTML

In this work, a design technique to reduce the energy consumption in NO RAce (NORA) circuits is presented. The technique is based on a unidirectional switch topology combined with a new clocking scheme permitting both charge recycling between circuit nodes and elimination of the short circuit current. Calculations proved that energy savings higher than 20% can be achieved. Simulation results from ... View full abstract»

• ### Unified Systolic-Like Architecture for DCT and DST Using Distributed Arithmetic

Publication Year: 2006, Page(s):2656 - 2663
Cited by:  Papers (18)
| | PDF (383 KB) | HTML

A common computing-core representation of the discrete cosine transform and discrete sine transform is derived and a reduced-complexity algorithm is developed for computation of the proposed computing-core. A parallel architecture based on the principle of distributed arithmetic is designed further for the computation of these transforms using the common-core algorithm. The proposed scheme not onl... View full abstract»

• ### A Combined Circuit-Electromagnetic-Fluidic Computational Methodology for Force Prediction in Lab-on-Chip Environments

Publication Year: 2006, Page(s):2664 - 2672
| | PDF (2611 KB) | HTML

This paper focuses on a computational method for the simulation of the motion and manipulation of bio-particles using dielectrophoretic and micro-fluidic forces. The presented method uses surface integral equations for modeling both electromagnetic (EM) and fluidic domains. A coupled circuit-EM methodology is used to model electrical excitations. A steady Stokes flow is assumed for computing the f... View full abstract»

• ### Chaotic Cryptosystems: Cryptanalysis and Identifiability

Publication Year: 2006, Page(s):2673 - 2680
Cited by:  Papers (24)
| | PDF (460 KB) | HTML

A general framework based on the identifiability concept for the cryptanalysis of a large class of chaotic cryptosystems is proposed. A systematic methodology is provided, in order to test, a priori, during the design stage, whether the parameters of a chaotic cryptosystem may play the role of the secret key or not. A connection between robustness against brute force attacks, uniqueness in the par... View full abstract»

• ### The Regulator Problem for Linear Systems With Saturations on the Control and its Increments or Rate: An LMI Approach

Publication Year: 2006, Page(s):2681 - 2691
Cited by:  Papers (35)
| | PDF (549 KB) | HTML

This paper solves the problem of designing stabilizing regulators for linear systems subject to control saturations and asymmetric constraints on its increment or rate, using reduced dimension linear matrix inequalities (LMIs) developed on a reduced-order state space. Compared with previous approaches, the proposed technique is valid for asymmetric constraints on the increment or rate of the contr... View full abstract»

• ### Intermittent Phenomena in Switched Systems With High Coupling Strengths

Publication Year: 2006, Page(s):2692 - 2704
Cited by:  Papers (7)
| | PDF (811 KB) | HTML

In this paper, one kind of intermittency generated by a discontinuous system is studied. Although this system, which is composed of two switched subsystems coupled with a high strength, is nonsmooth, the mechanism of this kind of intermittency can be analyzed with several explicit relations between the intermittency characteristics and the system control parameters. In particular, estimates of "st... View full abstract»

• ### Generating High-Accuracy Simulation Models Using Problem-Tailored Orthogonal Polynomials Basis

Publication Year: 2006, Page(s):2705 - 2714
Cited by:  Papers (2)  |  Patents (1)
| | PDF (521 KB) | HTML

The problem of computing high-accuracy simulation models for systems described by tabulated frequency data is of paramount importance in the modeling arena. Standard algorithms for this task involve generating rational function approximations to the data. However, for complicated data sets, high-order approximations are required. Unfortunately, numerical conditioning problems arise when attempting... View full abstract»

• ### A Method of Transformation from Symbolic Transfer Function to Active-RC Circuit by Admittance Matrix Expansion

Publication Year: 2006, Page(s):2715 - 2728
Cited by:  Papers (49)
| | PDF (342 KB) | HTML

Active-RC circuits containing 2-terminal linear passive elements and ideal transistors or operational amplifiers are derived from symbolic voltage or current transfer functions by admittance matrix transformations without any prior assumption concerning circuit architecture or topology. Since the method is a reversal of symbolic circuit analysis by Gaussian elimination applied to a circuit nodal a... View full abstract»

## Aims & Scope

The theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing.

Full Aims & Scope

## Meet Our Editors

Editor-in-Chief
Andreas Demosthenous
Dept. Electronic & Electrical Engineering
University College London
London WC1E 7JE, UK