27th Annual Simulation Symposium

Filter Results

Displaying Results 1 - 25 of 30
• 27th Annual Simulation Symposium

Publication Year: 1994
| PDF (26 KB)
• Object oriented framework for dynamical systems modeling: implementation in C++

Publication Year: 1994, Page(s):70 - 77
Cited by:  Patents (3)
| | PDF (508 KB)

The authors present the design and implementation in Smalltalk and C++ of an object-oriented framework for dynamic, continuous-time systems simulation. The framework allows the user to define hierarchical models of dynamical systems. Using inheritance hierarchy, the user can build specific models from general ones and using the part-whole relationship the user can build models consisting of submod... View full abstract»

• Foresight: system simulation for system developers

Publication Year: 1994, Page(s):156 - 165
Cited by:  Papers (4)  |  Patents (1)
| | PDF (820 KB)

Foresight is an advanced systems modeling and simulation tool set developed for use by systems engineers and developers of complex embedded systems. Foresight distinguishes itself with three key advantages: an intuitive, highly graphical systems modeling language based on extensions to popular modeling notations currently used for systems engineering and development; modeling constructs that are c... View full abstract»

• Self-adaptive logical processes: the probabilistic distributed simulation protocol

Publication Year: 1994, Page(s):78 - 88
Cited by:  Papers (18)  |  Patents (1)
| | PDF (904 KB)

A probabilistic distributed discrete event simulation strategy is developed as a performance efficient compromise between the two classical approaches in parallel and distributed simulation, the conservative and the optimistic approach. It weakens the conservative “block until safe-to-process”-rule in a sense that if the time instant of the occurrence of an external event is in the tim... View full abstract»

• Simulating networks of superscalar processors

Publication Year: 1994, Page(s):125 - 133
Cited by:  Papers (2)  |  Patents (1)
| | PDF (728 KB)

Simulating a network of complex superscalar processors with high accuracy and acceptable response time is a challenging problem. Using the technique called compiled simulation is probably the best known option to achieve this goal. However the existing compiled simulation approach requires major modifications to simulate superscalar and superpipelined architectures. This paper describes the diffic... View full abstract»

• A novel approximation procedure for efficient yield simulation and optimization of integrated circuits

Publication Year: 1994, Page(s):166 - 173
Cited by:  Papers (1)
| | PDF (480 KB)

A novel method for the yield simulation of integrated circuits based on an approximation of circuit performance is proposed. By using this method, only one complete circuit simulation is needed for the estimation of yield. To estimate the gradient of yield, only one circuit simulation and a sensitivity analysis at the nominal point are required, so the computational costs are very low. The algorit... View full abstract»

• VLSI timing simulation with selective dynamic regionization

Publication Year: 1994, Page(s):208 - 216
Cited by:  Patents (3)
| | PDF (536 KB)

Accurate timing simulations are crucial to the design of MOS VLSI circuits, but can take prohibitively large amounts of time on a typical engineering workstation. This paper describes dynamic regionization techniques to an event-based simulator for MOS timing simulation that has proven to be more efficient than, and as accurate as, the static regionization method. The MOS network is first statical... View full abstract»

• Cyclo-static multiprocessing model and simulation results

Publication Year: 1994, Page(s):106 - 114
| | PDF (648 KB)

The Algorithm To Architecture Mapping Model (ATAMM) is a scheduling strategy for predictable performance in real-time multiprocessor dataflow architectures. The architecture under consideration consists of either heterogeneous or homogeneous processors and implements dataflow models of real-time applications with a cyclo-static assignment scheme. Terminology is developed for graph partitioning, he... View full abstract»

• Simulating a multiple segment LAN

Publication Year: 1994, Page(s):89 - 98
Cited by:  Papers (1)
| | PDF (684 KB)

Today LANs are being interconnected by means of bridges, routers and gateways to form enterprise-wide networks. Early LAN performance studies have focused on single segment performance and have not addressed LAN interconnection devices. The performance of these devices is important since they can become bottlenecks in large multi-segment networks. Performance data reported by vendors is not applic... View full abstract»

• The Maisie environment for parallel simulation

Publication Year: 1994, Page(s):4 - 12
Cited by:  Papers (1)  |  Patents (2)
| | PDF (684 KB)

Maisie is among the few languages that separates the simulation program from the underlying algorithm (sequential or parallel) that is used to execute the program. It is thus possible to design a sequential simulation and, if needed, to subsequently port it to a parallel machine for execution with optimistic or conservative algorithms. We provide an overview of the Maisie simulation environment an... View full abstract»

• Delay-time bounds and waveform bounds for RLCG ladder networks

Publication Year: 1994, Page(s):23 - 30
| | PDF (348 KB)

We propose a current-voltage relaxation method to obtain and refine the waveform bounds for RLCG ladder networks. In addition to the known upper bounds, we find the lower bounds, and combine the two to find delay-time bounds for RLCG ladder networks View full abstract»

• Performance evaluation of a multimedia server for ATM networks

Publication Year: 1994, Page(s):41 - 50
| | PDF (580 KB)

Multimedia applications will need high speed networks. When designing dedicated servers for these new applications, it is necessary to estimate their performance. The work presented is a common work between CCETT (Centre Commun d'Etudes de Telediffusion et de Telecommunications) and INT (Institut National des Telecommunications). It is a performance evaluation of a multimedia server, a device able... View full abstract»

• A flexible technique for OS-support in instruction level simulators

Publication Year: 1994, Page(s):134 - 141
Cited by:  Papers (4)
| | PDF (612 KB)

Instruction level simulators are key tools for architecture development and evaluation. Being able to run real target applications on the simulator is important to create realistic workloads for measurements. The authors present a technique for adding runtime support which allows general applications, e.g., SPEC benchmarks and X-applications, to be executed on the simulator. The basic idea is to i... View full abstract»

• Application of a redefinable symbolic simulation technique in VLSI testability design rules checking

Publication Year: 1994, Page(s):255 - 261
| | PDF (456 KB)

Symbolic simulation approach is well suited for VLSI design for testability rules checking. Unfortunately the existing techniques are not extensible and therefore the verification tools based on them can not face up to the evolution of rules. This paper discusses the need of this kind of method and then describes a new symbolic simulation in which symbolic information is separated from the simulat... View full abstract»

• Object-oriented design of a scene generation simulation

Publication Year: 1994, Page(s):174 - 180
Cited by:  Papers (1)  |  Patents (1)
| | PDF (768 KB)

This paper describes the object-oriented design of a physics-based simulation called the strategic scene generation model. Scientific codes in general, and physics codes in particular, have suffered from a lack of application of object-oriented technology to their domain problems. The main result of this paper is that by using the object-oriented concepts of dynamic binding and data encapsulation,... View full abstract»

• Design and simulation of hard real-time applications

Publication Year: 1994, Page(s):217 - 225
Cited by:  Papers (2)
| | PDF (648 KB)

Describes a graphical environment for the design and simulation of hard real-time applications, called HaRTS (Hard Real-Time Software Development Environment), which consists of a design tool, scheduling tool, and animated simulations, processes, and schedules. The scheduling tool schedules a set of precedence-constrained periodic tasks with its heuristic algorithms which try to use as few process... View full abstract»

• XPOSE: a simulator for network development

Publication Year: 1994, Page(s):59 - 69
| | PDF (856 KB)

XPOSE is a network simulator developed at IBM that combines the strengths of architecture-oriented simulators and hardware/software co-simulators. It provides a platform to develop and debug operational and system test software prior to delivery of actual hardware. XPOSE can also be used to assist hardware designers in verifying VHDL functional models for architectural correctness. The XPOSE desig... View full abstract»

• Comparison of time-step sizes for stability and convergence in transient analysis of MOSFET circuits

Publication Year: 1994, Page(s):150 - 155
| | PDF (436 KB)

In transient analysis of an MOSFET circuit using the forward algorithm, the time-step size has an upper bound imposed by the stability. While, in using the backward algorithm, the time-step size may also have an upper bound, since the Newton-Raphson method used therein may not converge if the time-step size is too large. From the calculation made in this investigation it is found that for the ring... View full abstract»

• PARSE: simulation of message passing communication networks

Publication Year: 1994, Page(s):115 - 124
Cited by:  Papers (4)
| | PDF (752 KB)

The number of design decisions for communication network hardware in message passing distributed memory systems is quite large, as illustrated by many different implemented and proposed designs. Many of the decisions are driven by, on one side, performance requirements of targeted applications for the parallel system, and on the other side, hardware implementation costs. To obtain cost effective c... View full abstract»

• OPERAS-an object-oriented signal processing system architecture simulator

Publication Year: 1994, Page(s):198 - 207
Cited by:  Patents (1)
| | PDF (704 KB)

The design of a low-power digital signal processor requires an energy-driven approach to optimize the processing algorithm and hardware architecture over area, time and energy. In addition, the detailed understanding of the interactions between algorithm and architecture is crucial for the overall energy optimized system design and partitioning. To accurately characterize a system, a complete algo... View full abstract»

• Ordered ternary decision diagrams and the multivalued compiled simulation of unmapped logic

Publication Year: 1994, Page(s):99 - 105
Cited by:  Papers (5)  |  Patents (2)
| | PDF (516 KB)

We describe a method for generating logic simulation code which correctly responds to any number of undefined logic values at the code inputs. The method is based on our development of the ordered ternary decision diagram, itself based on Kleenean ternary logic, which explicitly and correctly manages the unknown logic value U' in addition to the 1' and `0' of conventional OBDDs. We describe the ... View full abstract»

• Parallel simulation of heterogeneous arithmetic units networks and high precision dot products

Publication Year: 1994, Page(s):13 - 22
| | PDF (524 KB)

In this paper we deal with a new high precision computation of the dot product. The key idea is to use hundreds of digit-serial arithmetic units or operators that allow a “massive” digit-level pipelining. Parallel discrete-event simulations performed on a memory-distributed massively parallel computer show that with a limited number of arithmetic units, the computation of dot product w... View full abstract»

• A methodology for evaluating parallel I/O performance for massively parallel processors

Publication Year: 1994, Page(s):31 - 40
Cited by:  Papers (2)
| | PDF (656 KB)

Accurate performance modelling of massively parallel processors (MPPs) is a complex and arduous task. While some work has been done in evaluating the performance of processors and memory systems for MPPs, much less work has been done in evaluating the performance of parallel I/O subsystems. The authors present a hybrid methodology for evaluating the performance of parallel I/O subsystems using PIO... View full abstract»

• Simulation based performance evaluation of end-to-end control mechanisms in ATM networks

Publication Year: 1994, Page(s):245 - 254
| | PDF (760 KB)

This paper describes a simulation based study of the end-to-end performance of admission control and policing mechanisms in an ATM network supporting different types of traffic. Several conclusions can be derived from this study. First, the source model used has no significant impact on the ratio of cell losses. Second, preventive congestion control schemes have only limited effects in dealing wit... View full abstract»

• The resolution of an open-loop resource allocation problem using a neural network approach

Publication Year: 1994, Page(s):51 - 58
Cited by:  Papers (2)
| | PDF (524 KB)

A neural network-based optimization algorithm to solve an open-loop resource allocation problem is presented. The approach used is well suited to represent the structure of the model in which the occurrence of asynchronous outcome and decision events are explicitly incorporated. Mainly inspired from the principles of Hopfield neural networks, the algorithm computes a near-optimal solution to the i... View full abstract»