Scheduled System Maintenance
On Tuesday, May 22, IEEE Xplore will undergo scheduled maintenance. Single article sales and account management will be unavailable
from 6:00am–5:00pm ET. There may be intermittent impact on performance from noon–6:00pm ET.
We apologize for the inconvenience.

1994 Second International Conference on Advanced A-D and D-A Conversion Techniques and their Applications

6-8 Jul 1994

Filter Results

Displaying Results 1 - 25 of 32
  • The characterisation of embedded analogue to digital converters

    Publication Year: 1994, Page(s):163 - 168
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (216 KB)

    An original technique which eases the testing problems associated with embedded in silicon analogue to digital converters (ADCs) is presented. Theoretical and practical results are used to demonstrate the principles where a relationship has been developed between histogram and signal to noise ratio (SNR) data by way of an ADC model. A variable Δj is presented which may be used to ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A two-step flash ADC for digital CMOS technology

    Publication Year: 1994, Page(s):48 - 51
    Cited by:  Papers (4)  |  Patents (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (264 KB)

    This paper describes a current-mode two-step flash ADC suitable for integration on digital CMOS technology. The converter architecture comprises a low resolution flash employing high-speed current comparators, a thermometer-weighted current-mode DAC and a simple current subtractor and amplifier for generating the residue current. For a resolution of 7 bits and conversion frequency up to 50 MHz thi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automatic non-linearity signature analysis of data converters

    Publication Year: 1994, Page(s):116 - 123
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (424 KB)

    In many areas of system design and test, it may be interesting to have automatic tools that are able to extract information from an analysis of global characteristics of the system and identify the cause of an eventual malfunction. This paper presents a tool that performs error signature analyses on non-linearity characteristics of data converters. The techniques employed within the tool provide m... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The phase performance of digital radio frequency memories (DRFMs)

    Publication Year: 1994, Page(s):18 - 23
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (336 KB)

    The Digital Radio Frequency Memory (DRFM) is a device which samples a radio signal, usually at microwave frequencies, and regenerates it after a controlled delay. It is anticipated that DRFMs will replace analogue delay lines in the next generation of Radar Test and Electronic Counter Measures (ECM) equipment. The minimum DRFM consists of: a downconverter from radio frequencies to baseband, a digi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automatic synthesis of modular data conversion architectures and functional building blocks

    Publication Year: 1994, Page(s):102 - 109
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (492 KB)

    An open, vertically integrated CAD environment is described for automatic synthesis of data conversion systems covering a wide range of conversion specifications. A set of key functional building blocks has been devised for synthesising charge redistribution, successive approximation, flash, two-step flash, subranging, and pipeline conversion architectures. Functional models are included for archi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low power 13 bit ADCs for ASIC applications

    Publication Year: 1994, Page(s):90 - 95
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (368 KB)

    A family of analogue to digital converters are described for system integration ASIC applications. The converter architecture gives a current consumption of 10 mW coupled with an analogue core size of 2 mm 2. The individual converters maintain 13 bit dynamic range and linearity with a sampling rate of 40 kHz. Area and power consumption of the circuit are optimised for ASIC applications,... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Dynamic converter characterization for radar

    Publication Year: 1994, Page(s):169 - 174
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (216 KB)

    New surveillance radars require analog-to-digital (A/D) converters that are linear over a large dynamic range for wide instantaneous bandwidth signals. Nonlinearities of the converter cause mainbeam clutter to spread into the clear Doppler region, because of cross modulation and intermodulation between the large clutter and jamming signal components. The present test methods for converters, which ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A 500 kHz 14-bit BiCMOS ADC

    Publication Year: 1994, Page(s):52 - 59
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (396 KB)

    This paper presents the design of a flexible 500 kHz 14-bit ADC for manufacture with 2μm BiCMOS technology and optimised for use in multiplexed applications. The paper begins by outlining the ADC application and goes on to provide an account of the algorithm, architecture and block-level implementation. The design is based on the classic two-pass residue algorithm, but uses digital signal proce... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Dynamic overload recover mechanism for sigma delta modulators

    Publication Year: 1994, Page(s):124 - 129
    Cited by:  Papers (1)  |  Patents (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (292 KB)

    An example of a non-linear filtering technique has been presented as a means of stabilising higher order sigma delta modulators in which a limiter is employed to prevent the output of higher order filter stages from dominating at the input to the quantizer. Recovery of the lower order filter stages is thus enabled. An output from the lower order stages is derived with properties which enable the s... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Cascading bandpass sigma-delta A-D converters

    Publication Year: 1994, Page(s):1 - 6
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (208 KB)

    This paper describes an extension of the technique of cascading of two bandpass sigma-delta converters to provide a higher dynamic range converter. As these converters operate in the continuous time mode, matching of the two feedforward signal paths must be controlled to a high degree of accuracy in both phase and amplitude. In general this is beyond the stability of the analogue circuits involved... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A DNL measurement on an oversampling noise shaping ADC

    Publication Year: 1994, Page(s):181 - 185
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (204 KB)

    Oversampling Noise Shaping ADCs (ONSAs) are recognised as being capable of very good low signal performance, because they do not exhibit the Differential Non Linearity (DNL) and variations in Differential Gain that other ADC architectures exhibit. DNL generally causes subsequent signal processing to break down as the signal gets smaller, and is a very common cause of problems with ADCs. Although O... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Quantiser requirements for next-generation uncooled thermal imagers

    Publication Year: 1994, Page(s):24 - 29
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (360 KB)

    Detector technologies are being developed which offer the potential for thermal imagers to become much more widespread, making use of ferroelectric FPAs to reduce cost and improve the ease with which thermal imagers can be used, both in civil and military applications. The critical electronic components, apart from the detector array itself, are the quantiser components. The signal conditioning ar... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design considerations for current domain regenerative comparators

    Publication Year: 1994, Page(s):65 - 70
    Cited by:  Papers (6)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (348 KB)

    In voltage domain applications, regenerative comparators are a common choice where high speed operation is required. Their basic structure is simple, consisting of pairs of cross coupled devices in a positive feedback or regenerative configuration. However, such structures are notoriously sensitive to offsets and hence when precise operation is required they usually form the second (or later) stag... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Linearization of class D output stages for high-performance audio power amplifiers

    Publication Year: 1994, Page(s):136 - 141
    Cited by:  Papers (7)  |  Patents (5)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (344 KB)

    A system is described which uses a quantized feedback technique to reduce the distortion generated by a class D PWM amplifier, thus making it more suitable for use in a high-performance audio system. The technique is applicable to digital PWM and applies local error correction in a noise shaping loop to reduce output-stage distortion and thus achieve a performance closer to that defined by the dig... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Error feedback loops linearize direct digital synthesizers

    Publication Year: 1994, Page(s):159 - 162
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (196 KB)

    The fidelity of a signal formed by the sequence of recalling stored digital samples from a look-up table and then converting these sample amplitudes to a waveform in a digital-to-analog converter (DAC) is affected by the time and amplitude quantization of the process. The size of the look-up table, hence the number of bits in the addressing scheme, affects the signal's time resolution and results ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A dual 3.4V bitstream continuous calibration CMOS D/A converter with 110 dB dynamic range

    Publication Year: 1994, Page(s):42 - 47
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (420 KB)

    A new generation D/A converter is presented, combining a true 18-bit dynamic range with easy application. This is achieved by introducing oversampling to 96 fs, digital filtering and noise-shaping. The actual digital-to-analogue conversion is done by a continuously calibrated current D/A converter on the same die. System and circuit design are both optimised to avoid degradation of the ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Precision behavioural modelling of circuit components for data converters

    Publication Year: 1994, Page(s):110 - 115
    Cited by:  Papers (4)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (352 KB)

    This paper describes the use of behavioural modelling for accurate and efficient simulation of data converters. Examples of behavioural models of building blocks for different classes of converters are provided and analysed. The need for dedicated high-level simulation tools for particular system architectures is also discussed. Simulation results show the effectiveness of the proposed methods in ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The design of a sigma-delta codec for mobile telephone applications

    Publication Year: 1994, Page(s):11 - 17
    Cited by:  Papers (5)  |  Patents (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (416 KB)

    The algorithmic, structural, and architectural design of a 13-bit linear sigma-delta ADC and DAC for use with digital mobile telephone systems is described. Analog and digital third-order single-loop modulators running at 512 kHz (64X oversampled) are used to keep the power dissipation low. The ADC uses a two-stage decimation process. The first stage uses a fourth-order “slink” filter ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automatic design of ΣΔ modulators from specifications to silicon

    Publication Year: 1994, Page(s):96 - 101
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (340 KB)

    We present a tool developed as part of the ESPRIT-AD2000 Project which, starting from high-level specifications of SC ΣΔ modulators, calculates optimum specifications for their building blocks and then, optimum sizes for the block schematics. At both design levels, optimization is performed using statistical techniques to enable global design, and innovative heuristics for increased co... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A 16X oversampling CMOS ADC with 100 kHz bandwidth and 90dB SNR

    Publication Year: 1994, Page(s):82 - 89
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (332 KB)

    Oversampled sigma-delta ADCs have considerable advantages for high-resolution applications compared to other ADC architectures, including relaxed requirements for component matching, amplifier and comparator performance, and improved noise immunity. These advantages have led to their widespread adoption for applications such as instrumentation, seismology and digital audio, with signal bandwidths ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Second International Conference on `Advanced A-D and D-A Conversion Techniques and their Applications'

    Publication Year: 1994
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (100 KB)

    The following topics were dealt with: applications and architectures; devices; CAD for data converters; linearisation; testing View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Measurement of nonlinearity in high-resolution sigma-delta converters

    Publication Year: 1994, Page(s):175 - 180
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (364 KB)

    Sigma-delta conversion techniques are now common in high-resolution analog-to-digital (AD) and digital-to-analog (DA) converter design, and are capable of achieving high dynamic range with low distortion. One of the biggest problems in evaluating the performance of such converters is in measuring nonlinear errors at either the design stage (by simulation) or in physical realisations. This paper re... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A high precision ADC system for instrumentation

    Publication Year: 1994, Page(s):60 - 64
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (260 KB)

    Pulse Density Modulation and especially Sigma Delta techniques are employed preferably for a wide range of applications. No trimming is required and no complicated calibration circuitry has to be implemented. This type of converters provide low cost and reasonably small silicon area is utilized. Although there are limitations in multiplexing and control loop applications, Pulse Density Modulation ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improved state-space and phase-plane error table compensation of analogue-to-digital converters using pseudo-random calibration signals

    Publication Year: 1994, Page(s):130 - 135
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (376 KB)

    This paper shows that the use of pseudo-random calibration signals gives much better error table coverage than the conventional sinusoidal signals, resulting in better ADC compensation. The phase-plane and state-space error table coverage of the new random calibration signals is compared to that of the conventional sinusoidal calibration signals. For a known nonlinear system, the state-space error... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The use of multi tone dither in high speed A/D conversion

    Publication Year: 1994, Page(s):153 - 158
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (248 KB)

    The use of `dither' to extend the dynamic range of an analogue to digital converter is well known in digital audio. Dither signals are usually either noise or a sinewave. Noise performs a better dithering action than a sinewave, but cannot be removed by filtering. This paper describes the use of a three tone dither signal that has an improved dithering action and can be removed by filtering. Resul... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.