By Topic

IEEE Standard Verilog Hardware Description Language

  • IEEE Standard Verilog Hardware Description Language

    Publication Year: 2001 , Page(s): 0_1 - 856
    Cited by:  Papers (4)  |  Patents (3)
    Save to Project icon | Request Permissions | Click to expandAbstract | PDF file iconPDF (4409 KB)  

    The Verilog Hardware Description Language (HDL)is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.