VHDL Design of Regular (Category 1) State Machines | part of Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) | MIT Press books | IEEE Xplore