Scan Design for Sequential Logic Circuits | part of Logic Testing and Design for Testability | MIT Press books | IEEE Xplore