Appendix A: Practical ApplicationExtractions of Latchup Design Rules in a 0.18m 1.8 V/3.3V Silicided CMOS Process | part of Transient-Induced Latchup in CMOS Integrated Circuits | Wiley-IEEE Press books | IEEE Xplore