PLL Design for a 500 MB/s Interface | part of Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design | Wiley-IEEE Press books | IEEE Xplore