A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit | part of Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design | Wiley-IEEE Press books | IEEE Xplore