Appendix A: Pipeline Stages for AES Encryption | part of Advanced FPGA Design: Architecture, Implementation, and Optimization | Wiley-IEEE Press books | IEEE Xplore