By Topic

A Flexible Time-Stepping Scheme for Hybrid Field-Circuit Simulation Based on the Extended Time-Domain Finite Element Method

Sign In

Full text access may be available.

To access full text, please use your member or institutional sign in.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rui Wang ; Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA ; Jian-Ming Jin

This paper describes a flexible time-stepping scheme for a recently developed hybrid field-circuit solver based on the extended time-domain finite element method (TDFEM) to alleviate the limitation on the use of a system-wide global time-step size. The proposed time-stepping scheme generalizes the strict synchronous coupling mechanism between the FEM and circuit subsystems and allows the signals in the different subsystems to be tracked and sampled at different time-step sizes. The signals from a slow subsystem with a larger time-step size are extrapolated, when necessary, for updating the signals in a fast subsystem with a smaller time-step size. The capability of the hybrid field-circuit solver with the proposed time-stepping scheme is further enhanced by the application of a tree-cotree splitting technique to the FEM subsystem, which helps reduce the iteration count per time step for a preconditioned iterative solution when the time-step size of the FEM subsystem becomes relatively large. With the flexibility of choosing subsystem-specific time-step sizes, the proposed time-stepping scheme improves the computational efficiency of the existing TDFEM-based hybrid field-circuit solver especially when the computational cost associated with the slow subsystems is much higher than that associated with the fast subsystems.

Published in:

Advanced Packaging, IEEE Transactions on  (Volume:33 ,  Issue: 4 )